i915_drv.h 133.3 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29 30 31 32

#ifndef _I915_DRV_H_
#define _I915_DRV_H_

33
#include <uapi/drm/i915_drm.h>
34
#include <uapi/drm/drm_fourcc.h>
35

36
#include <linux/io-mapping.h>
37
#include <linux/i2c.h>
38
#include <linux/i2c-algo-bit.h>
39
#include <linux/backlight.h>
40
#include <linux/hash.h>
41
#include <linux/intel-iommu.h>
42
#include <linux/kref.h>
43
#include <linux/pm_qos.h>
44
#include <linux/reservation.h>
45 46 47 48 49 50
#include <linux/shmem_fs.h>

#include <drm/drmP.h>
#include <drm/intel-gtt.h>
#include <drm/drm_legacy.h> /* for struct drm_dma_handle */
#include <drm/drm_gem.h>
D
Daniel Vetter 已提交
51
#include <drm/drm_auth.h>
52
#include <drm/drm_cache.h>
53 54 55

#include "i915_params.h"
#include "i915_reg.h"
56
#include "i915_utils.h"
57

58
#include "intel_uncore.h"
59
#include "intel_bios.h"
60
#include "intel_dpll_mgr.h"
61
#include "intel_uc.h"
62 63 64
#include "intel_lrc.h"
#include "intel_ringbuffer.h"

65
#include "i915_gem.h"
66
#include "i915_gem_context.h"
J
Joonas Lahtinen 已提交
67 68
#include "i915_gem_fence_reg.h"
#include "i915_gem_object.h"
69 70
#include "i915_gem_gtt.h"
#include "i915_gem_render_state.h"
71
#include "i915_gem_request.h"
72
#include "i915_gem_timeline.h"
73

J
Joonas Lahtinen 已提交
74 75
#include "i915_vma.h"

76 77
#include "intel_gvt.h"

L
Linus Torvalds 已提交
78 79 80 81 82
/* General customization:
 */

#define DRIVER_NAME		"i915"
#define DRIVER_DESC		"Intel Graphics"
83 84
#define DRIVER_DATE		"20171023"
#define DRIVER_TIMESTAMP	1508748913
L
Linus Torvalds 已提交
85

R
Rob Clark 已提交
86 87 88 89 90 91 92 93 94
/* Use I915_STATE_WARN(x) and I915_STATE_WARN_ON() (rather than WARN() and
 * WARN_ON()) for hw state sanity checks to check for unexpected conditions
 * which may not necessarily be a user visible problem.  This will either
 * WARN() or DRM_ERROR() depending on the verbose_checks moduleparam, to
 * enable distros and users to tailor their preferred amount of i915 abrt
 * spam.
 */
#define I915_STATE_WARN(condition, format...) ({			\
	int __ret_warn_on = !!(condition);				\
95
	if (unlikely(__ret_warn_on))					\
96
		if (!WARN(i915_modparams.verbose_state_checks, format))	\
R
Rob Clark 已提交
97 98 99 100
			DRM_ERROR(format);				\
	unlikely(__ret_warn_on);					\
})

101 102
#define I915_STATE_WARN_ON(x)						\
	I915_STATE_WARN((x), "%s", "WARN_ON(" __stringify(x) ")")
103

104 105 106 107
bool __i915_inject_load_failure(const char *func, int line);
#define i915_inject_load_failure() \
	__i915_inject_load_failure(__func__, __LINE__)

108 109 110 111 112 113 114 115 116 117
typedef struct {
	uint32_t val;
} uint_fixed_16_16_t;

#define FP_16_16_MAX ({ \
	uint_fixed_16_16_t fp; \
	fp.val = UINT_MAX; \
	fp; \
})

118 119 120 121 122 123 124
static inline bool is_fixed16_zero(uint_fixed_16_16_t val)
{
	if (val.val == 0)
		return true;
	return false;
}

125
static inline uint_fixed_16_16_t u32_to_fixed16(uint32_t val)
126 127 128
{
	uint_fixed_16_16_t fp;

129
	WARN_ON(val > U16_MAX);
130 131 132 133 134

	fp.val = val << 16;
	return fp;
}

135
static inline uint32_t fixed16_to_u32_round_up(uint_fixed_16_16_t fp)
136 137 138 139
{
	return DIV_ROUND_UP(fp.val, 1 << 16);
}

140
static inline uint32_t fixed16_to_u32(uint_fixed_16_16_t fp)
141 142 143 144
{
	return fp.val >> 16;
}

145
static inline uint_fixed_16_16_t min_fixed16(uint_fixed_16_16_t min1,
146 147 148 149 150 151 152 153
						 uint_fixed_16_16_t min2)
{
	uint_fixed_16_16_t min;

	min.val = min(min1.val, min2.val);
	return min;
}

154
static inline uint_fixed_16_16_t max_fixed16(uint_fixed_16_16_t max1,
155 156 157 158 159 160 161 162
						 uint_fixed_16_16_t max2)
{
	uint_fixed_16_16_t max;

	max.val = max(max1.val, max2.val);
	return max;
}

163 164 165
static inline uint_fixed_16_16_t clamp_u64_to_fixed16(uint64_t val)
{
	uint_fixed_16_16_t fp;
166 167
	WARN_ON(val > U32_MAX);
	fp.val = (uint32_t) val;
168 169 170
	return fp;
}

171 172 173 174 175 176 177 178 179 180 181 182 183
static inline uint32_t div_round_up_fixed16(uint_fixed_16_16_t val,
					    uint_fixed_16_16_t d)
{
	return DIV_ROUND_UP(val.val, d.val);
}

static inline uint32_t mul_round_up_u32_fixed16(uint32_t val,
						uint_fixed_16_16_t mul)
{
	uint64_t intermediate_val;

	intermediate_val = (uint64_t) val * mul.val;
	intermediate_val = DIV_ROUND_UP_ULL(intermediate_val, 1 << 16);
184 185
	WARN_ON(intermediate_val > U32_MAX);
	return (uint32_t) intermediate_val;
186 187 188 189 190 191 192 193 194
}

static inline uint_fixed_16_16_t mul_fixed16(uint_fixed_16_16_t val,
					     uint_fixed_16_16_t mul)
{
	uint64_t intermediate_val;

	intermediate_val = (uint64_t) val.val * mul.val;
	intermediate_val = intermediate_val >> 16;
195
	return clamp_u64_to_fixed16(intermediate_val);
196 197
}

198
static inline uint_fixed_16_16_t div_fixed16(uint32_t val, uint32_t d)
199 200 201 202 203
{
	uint64_t interm_val;

	interm_val = (uint64_t)val << 16;
	interm_val = DIV_ROUND_UP_ULL(interm_val, d);
204
	return clamp_u64_to_fixed16(interm_val);
205 206
}

207 208 209 210 211 212 213
static inline uint32_t div_round_up_u32_fixed16(uint32_t val,
						uint_fixed_16_16_t d)
{
	uint64_t interm_val;

	interm_val = (uint64_t)val << 16;
	interm_val = DIV_ROUND_UP_ULL(interm_val, d.val);
214 215
	WARN_ON(interm_val > U32_MAX);
	return (uint32_t) interm_val;
216 217
}

218
static inline uint_fixed_16_16_t mul_u32_fixed16(uint32_t val,
219 220 221 222 223
						     uint_fixed_16_16_t mul)
{
	uint64_t intermediate_val;

	intermediate_val = (uint64_t) val * mul.val;
224
	return clamp_u64_to_fixed16(intermediate_val);
225 226
}

227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245
static inline uint_fixed_16_16_t add_fixed16(uint_fixed_16_16_t add1,
					     uint_fixed_16_16_t add2)
{
	uint64_t interm_sum;

	interm_sum = (uint64_t) add1.val + add2.val;
	return clamp_u64_to_fixed16(interm_sum);
}

static inline uint_fixed_16_16_t add_fixed16_u32(uint_fixed_16_16_t add1,
						 uint32_t add2)
{
	uint64_t interm_sum;
	uint_fixed_16_16_t interm_add2 = u32_to_fixed16(add2);

	interm_sum = (uint64_t) add1.val + interm_add2.val;
	return clamp_u64_to_fixed16(interm_sum);
}

246 247 248 249 250
static inline const char *yesno(bool v)
{
	return v ? "yes" : "no";
}

251 252 253 254 255
static inline const char *onoff(bool v)
{
	return v ? "on" : "off";
}

256 257 258 259 260
static inline const char *enableddisabled(bool v)
{
	return v ? "enabled" : "disabled";
}

261
enum pipe {
262
	INVALID_PIPE = -1,
263 264
	PIPE_A = 0,
	PIPE_B,
265
	PIPE_C,
266 267
	_PIPE_EDP,
	I915_MAX_PIPES = _PIPE_EDP
268
};
269
#define pipe_name(p) ((p) + 'A')
270

P
Paulo Zanoni 已提交
271 272 273 274
enum transcoder {
	TRANSCODER_A = 0,
	TRANSCODER_B,
	TRANSCODER_C,
275
	TRANSCODER_EDP,
J
Jani Nikula 已提交
276 277
	TRANSCODER_DSI_A,
	TRANSCODER_DSI_C,
278
	I915_MAX_TRANSCODERS
P
Paulo Zanoni 已提交
279
};
280 281 282 283 284 285 286 287 288 289 290 291

static inline const char *transcoder_name(enum transcoder transcoder)
{
	switch (transcoder) {
	case TRANSCODER_A:
		return "A";
	case TRANSCODER_B:
		return "B";
	case TRANSCODER_C:
		return "C";
	case TRANSCODER_EDP:
		return "EDP";
J
Jani Nikula 已提交
292 293 294 295
	case TRANSCODER_DSI_A:
		return "DSI A";
	case TRANSCODER_DSI_C:
		return "DSI C";
296 297 298 299
	default:
		return "<invalid>";
	}
}
P
Paulo Zanoni 已提交
300

J
Jani Nikula 已提交
301 302 303 304 305
static inline bool transcoder_is_dsi(enum transcoder transcoder)
{
	return transcoder == TRANSCODER_DSI_A || transcoder == TRANSCODER_DSI_C;
}

306
/*
307 308
 * Global legacy plane identifier. Valid only for primary/sprite
 * planes on pre-g4x, and only for primary planes on g4x+.
309
 */
310
enum plane {
311
	PLANE_A,
312
	PLANE_B,
313
	PLANE_C,
314
};
315
#define plane_name(p) ((p) + 'A')
316

317
#define sprite_name(p, s) ((p) * INTEL_INFO(dev_priv)->num_sprites[(p)] + (s) + 'A')
318

319 320 321 322 323 324 325 326 327 328 329 330 331 332
/*
 * Per-pipe plane identifier.
 * I915_MAX_PLANES in the enum below is the maximum (across all platforms)
 * number of planes per CRTC.  Not all platforms really have this many planes,
 * which means some arrays of size I915_MAX_PLANES may have unused entries
 * between the topmost sprite plane and the cursor plane.
 *
 * This is expected to be passed to various register macros
 * (eg. PLANE_CTL(), PS_PLANE_SEL(), etc.) so adjust with care.
 */
enum plane_id {
	PLANE_PRIMARY,
	PLANE_SPRITE0,
	PLANE_SPRITE1,
333
	PLANE_SPRITE2,
334 335 336 337
	PLANE_CURSOR,
	I915_MAX_PLANES,
};

338 339 340 341
#define for_each_plane_id_on_crtc(__crtc, __p) \
	for ((__p) = PLANE_PRIMARY; (__p) < I915_MAX_PLANES; (__p)++) \
		for_each_if ((__crtc)->plane_ids_mask & BIT(__p))

342
enum port {
343
	PORT_NONE = -1,
344 345 346 347 348 349 350 351 352
	PORT_A = 0,
	PORT_B,
	PORT_C,
	PORT_D,
	PORT_E,
	I915_MAX_PORTS
};
#define port_name(p) ((p) + 'A')

353
#define I915_NUM_PHYS_VLV 2
354 355 356 357 358 359 360 361

enum dpio_channel {
	DPIO_CH0,
	DPIO_CH1
};

enum dpio_phy {
	DPIO_PHY0,
362 363
	DPIO_PHY1,
	DPIO_PHY2,
364 365
};

366 367 368 369 370 371 372 373 374 375
enum intel_display_power_domain {
	POWER_DOMAIN_PIPE_A,
	POWER_DOMAIN_PIPE_B,
	POWER_DOMAIN_PIPE_C,
	POWER_DOMAIN_PIPE_A_PANEL_FITTER,
	POWER_DOMAIN_PIPE_B_PANEL_FITTER,
	POWER_DOMAIN_PIPE_C_PANEL_FITTER,
	POWER_DOMAIN_TRANSCODER_A,
	POWER_DOMAIN_TRANSCODER_B,
	POWER_DOMAIN_TRANSCODER_C,
376
	POWER_DOMAIN_TRANSCODER_EDP,
J
Jani Nikula 已提交
377 378
	POWER_DOMAIN_TRANSCODER_DSI_A,
	POWER_DOMAIN_TRANSCODER_DSI_C,
379 380 381 382 383
	POWER_DOMAIN_PORT_DDI_A_LANES,
	POWER_DOMAIN_PORT_DDI_B_LANES,
	POWER_DOMAIN_PORT_DDI_C_LANES,
	POWER_DOMAIN_PORT_DDI_D_LANES,
	POWER_DOMAIN_PORT_DDI_E_LANES,
384 385 386 387 388
	POWER_DOMAIN_PORT_DDI_A_IO,
	POWER_DOMAIN_PORT_DDI_B_IO,
	POWER_DOMAIN_PORT_DDI_C_IO,
	POWER_DOMAIN_PORT_DDI_D_IO,
	POWER_DOMAIN_PORT_DDI_E_IO,
I
Imre Deak 已提交
389 390 391
	POWER_DOMAIN_PORT_DSI,
	POWER_DOMAIN_PORT_CRT,
	POWER_DOMAIN_PORT_OTHER,
V
Ville Syrjälä 已提交
392
	POWER_DOMAIN_VGA,
I
Imre Deak 已提交
393
	POWER_DOMAIN_AUDIO,
P
Paulo Zanoni 已提交
394
	POWER_DOMAIN_PLLS,
395 396 397 398
	POWER_DOMAIN_AUX_A,
	POWER_DOMAIN_AUX_B,
	POWER_DOMAIN_AUX_C,
	POWER_DOMAIN_AUX_D,
399
	POWER_DOMAIN_GMBUS,
400
	POWER_DOMAIN_MODESET,
401
	POWER_DOMAIN_INIT,
402 403

	POWER_DOMAIN_NUM,
404 405 406 407 408
};

#define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A)
#define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \
		((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER)
409 410 411
#define POWER_DOMAIN_TRANSCODER(tran) \
	((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \
	 (tran) + POWER_DOMAIN_TRANSCODER_A)
412

413 414 415 416 417 418
enum hpd_pin {
	HPD_NONE = 0,
	HPD_TV = HPD_NONE,     /* TV is known to be unreliable */
	HPD_CRT,
	HPD_SDVO_B,
	HPD_SDVO_C,
419
	HPD_PORT_A,
420 421 422
	HPD_PORT_B,
	HPD_PORT_C,
	HPD_PORT_D,
X
Xiong Zhang 已提交
423
	HPD_PORT_E,
424 425 426
	HPD_NUM_PINS
};

427 428 429
#define for_each_hpd_pin(__pin) \
	for ((__pin) = (HPD_NONE + 1); (__pin) < HPD_NUM_PINS; (__pin)++)

L
Lyude 已提交
430 431
#define HPD_STORM_DEFAULT_THRESHOLD 5

432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451
struct i915_hotplug {
	struct work_struct hotplug_work;

	struct {
		unsigned long last_jiffies;
		int count;
		enum {
			HPD_ENABLED = 0,
			HPD_DISABLED = 1,
			HPD_MARK_DISABLED = 2
		} state;
	} stats[HPD_NUM_PINS];
	u32 event_bits;
	struct delayed_work reenable_work;

	struct intel_digital_port *irq_port[I915_MAX_PORTS];
	u32 long_port_mask;
	u32 short_port_mask;
	struct work_struct dig_port_work;

452 453 454
	struct work_struct poll_init_work;
	bool poll_enabled;

L
Lyude 已提交
455 456
	unsigned int hpd_storm_threshold;

457 458 459 460 461 462 463 464 465 466
	/*
	 * if we get a HPD irq from DP and a HPD irq from non-DP
	 * the non-DP HPD could block the workqueue on a mode config
	 * mutex getting, that userspace may have taken. However
	 * userspace is waiting on the DP workqueue to run which is
	 * blocked behind the non-DP one.
	 */
	struct workqueue_struct *dp_wq;
};

467 468 469 470 471 472
#define I915_GEM_GPU_DOMAINS \
	(I915_GEM_DOMAIN_RENDER | \
	 I915_GEM_DOMAIN_SAMPLER | \
	 I915_GEM_DOMAIN_COMMAND | \
	 I915_GEM_DOMAIN_INSTRUCTION | \
	 I915_GEM_DOMAIN_VERTEX)
473

474 475
#define for_each_pipe(__dev_priv, __p) \
	for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++)
476 477 478
#define for_each_pipe_masked(__dev_priv, __p, __mask) \
	for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) \
		for_each_if ((__mask) & (1 << (__p)))
479
#define for_each_universal_plane(__dev_priv, __pipe, __p)		\
480 481 482
	for ((__p) = 0;							\
	     (__p) < INTEL_INFO(__dev_priv)->num_sprites[(__pipe)] + 1;	\
	     (__p)++)
483 484 485 486
#define for_each_sprite(__dev_priv, __p, __s)				\
	for ((__s) = 0;							\
	     (__s) < INTEL_INFO(__dev_priv)->num_sprites[(__p)];	\
	     (__s)++)
487

488 489 490 491
#define for_each_port_masked(__port, __ports_mask) \
	for ((__port) = PORT_A; (__port) < I915_MAX_PORTS; (__port)++)	\
		for_each_if ((__ports_mask) & (1 << (__port)))

492
#define for_each_crtc(dev, crtc) \
493
	list_for_each_entry(crtc, &(dev)->mode_config.crtc_list, head)
494

495 496
#define for_each_intel_plane(dev, intel_plane) \
	list_for_each_entry(intel_plane,			\
497
			    &(dev)->mode_config.plane_list,	\
498 499
			    base.head)

500
#define for_each_intel_plane_mask(dev, intel_plane, plane_mask)		\
501 502
	list_for_each_entry(intel_plane,				\
			    &(dev)->mode_config.plane_list,		\
503 504 505 506
			    base.head)					\
		for_each_if ((plane_mask) &				\
			     (1 << drm_plane_index(&intel_plane->base)))

507 508 509 510
#define for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane)	\
	list_for_each_entry(intel_plane,				\
			    &(dev)->mode_config.plane_list,		\
			    base.head)					\
511
		for_each_if ((intel_plane)->pipe == (intel_crtc)->pipe)
512

513 514 515 516
#define for_each_intel_crtc(dev, intel_crtc)				\
	list_for_each_entry(intel_crtc,					\
			    &(dev)->mode_config.crtc_list,		\
			    base.head)
517

518 519 520 521
#define for_each_intel_crtc_mask(dev, intel_crtc, crtc_mask)		\
	list_for_each_entry(intel_crtc,					\
			    &(dev)->mode_config.crtc_list,		\
			    base.head)					\
522 523
		for_each_if ((crtc_mask) & (1 << drm_crtc_index(&intel_crtc->base)))

524 525 526 527 528
#define for_each_intel_encoder(dev, intel_encoder)		\
	list_for_each_entry(intel_encoder,			\
			    &(dev)->mode_config.encoder_list,	\
			    base.head)

529 530 531
#define for_each_intel_connector_iter(intel_connector, iter) \
	while ((intel_connector = to_intel_connector(drm_connector_list_iter_next(iter))))

532 533
#define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
	list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
534
		for_each_if ((intel_encoder)->base.crtc == (__crtc))
535

536 537
#define for_each_connector_on_encoder(dev, __encoder, intel_connector) \
	list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \
538
		for_each_if ((intel_connector)->base.encoder == (__encoder))
539

540 541
#define for_each_power_domain(domain, mask)				\
	for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++)	\
542
		for_each_if (BIT_ULL(domain) & (mask))
543

544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563
#define for_each_power_well(__dev_priv, __power_well)				\
	for ((__power_well) = (__dev_priv)->power_domains.power_wells;	\
	     (__power_well) - (__dev_priv)->power_domains.power_wells <	\
		(__dev_priv)->power_domains.power_well_count;		\
	     (__power_well)++)

#define for_each_power_well_rev(__dev_priv, __power_well)			\
	for ((__power_well) = (__dev_priv)->power_domains.power_wells +		\
			      (__dev_priv)->power_domains.power_well_count - 1;	\
	     (__power_well) - (__dev_priv)->power_domains.power_wells >= 0;	\
	     (__power_well)--)

#define for_each_power_domain_well(__dev_priv, __power_well, __domain_mask)	\
	for_each_power_well(__dev_priv, __power_well)				\
		for_each_if ((__power_well)->domains & (__domain_mask))

#define for_each_power_domain_well_rev(__dev_priv, __power_well, __domain_mask) \
	for_each_power_well_rev(__dev_priv, __power_well)		        \
		for_each_if ((__power_well)->domains & (__domain_mask))

564 565 566 567 568 569 570 571
#define for_each_intel_plane_in_state(__state, plane, plane_state, __i) \
	for ((__i) = 0; \
	     (__i) < (__state)->base.dev->mode_config.num_total_plane && \
		     ((plane) = to_intel_plane((__state)->base.planes[__i].ptr), \
		      (plane_state) = to_intel_plane_state((__state)->base.planes[__i].state), 1); \
	     (__i)++) \
		for_each_if (plane_state)

572 573 574 575 576 577 578 579 580
#define for_each_new_intel_crtc_in_state(__state, crtc, new_crtc_state, __i) \
	for ((__i) = 0; \
	     (__i) < (__state)->base.dev->mode_config.num_crtc && \
		     ((crtc) = to_intel_crtc((__state)->base.crtcs[__i].ptr), \
		      (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
	     (__i)++) \
		for_each_if (crtc)


581 582 583 584 585 586 587 588 589
#define for_each_oldnew_intel_plane_in_state(__state, plane, old_plane_state, new_plane_state, __i) \
	for ((__i) = 0; \
	     (__i) < (__state)->base.dev->mode_config.num_total_plane && \
		     ((plane) = to_intel_plane((__state)->base.planes[__i].ptr), \
		      (old_plane_state) = to_intel_plane_state((__state)->base.planes[__i].old_state), \
		      (new_plane_state) = to_intel_plane_state((__state)->base.planes[__i].new_state), 1); \
	     (__i)++) \
		for_each_if (plane)

590
struct drm_i915_private;
591
struct i915_mm_struct;
592
struct i915_mmu_object;
593

594 595 596 597 598 599 600
struct drm_i915_file_private {
	struct drm_i915_private *dev_priv;
	struct drm_file *file;

	struct {
		spinlock_t lock;
		struct list_head request_list;
601 602 603 604 605 606
/* 20ms is a fairly arbitrary limit (greater than the average frame time)
 * chosen to prevent the CPU getting more than a frame ahead of the GPU
 * (when using lax throttling for the frontbuffer). We also use it to
 * offer free GPU waitboosts for severely congested workloads.
 */
#define DRM_I915_THROTTLE_JIFFIES msecs_to_jiffies(20)
607 608 609
	} mm;
	struct idr context_idr;

610
	struct intel_rps_client {
611
		atomic_t boosts;
612
	} rps_client;
613

614
	unsigned int bsd_engine;
615 616 617 618 619 620 621 622

/* Client can have a maximum of 3 contexts banned before
 * it is denied of creating new contexts. As one context
 * ban needs 4 consecutive hangs, and more if there is
 * progress in between, this is a last resort stop gap measure
 * to limit the badly behaving clients access to gpu.
 */
#define I915_MAX_CLIENT_CONTEXT_BANS 3
623
	atomic_t context_bans;
624 625
};

626 627 628 629 630 631 632 633 634 635 636
/* Used by dp and fdi links */
struct intel_link_m_n {
	uint32_t	tu;
	uint32_t	gmch_m;
	uint32_t	gmch_n;
	uint32_t	link_m;
	uint32_t	link_n;
};

void intel_link_compute_m_n(int bpp, int nlanes,
			    int pixel_clock, int link_clock,
637 638
			    struct intel_link_m_n *m_n,
			    bool reduce_m_n);
639

L
Linus Torvalds 已提交
640 641 642
/* Interface history:
 *
 * 1.1: Original.
D
Dave Airlie 已提交
643 644
 * 1.2: Add Power Management
 * 1.3: Add vblank support
645
 * 1.4: Fix cmdbuffer path, add heap destroy
646
 * 1.5: Add vblank pipe configuration
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
647 648
 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
 *      - Support vertical blank on secondary display pipe
L
Linus Torvalds 已提交
649 650
 */
#define DRIVER_MAJOR		1
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
651
#define DRIVER_MINOR		6
L
Linus Torvalds 已提交
652 653
#define DRIVER_PATCHLEVEL	0

654 655 656 657 658
struct opregion_header;
struct opregion_acpi;
struct opregion_swsci;
struct opregion_asle;

659
struct intel_opregion {
660 661 662
	struct opregion_header *header;
	struct opregion_acpi *acpi;
	struct opregion_swsci *swsci;
J
Jani Nikula 已提交
663 664
	u32 swsci_gbda_sub_functions;
	u32 swsci_sbcb_sub_functions;
665
	struct opregion_asle *asle;
666
	void *rvda;
667
	void *vbt_firmware;
668
	const void *vbt;
669
	u32 vbt_size;
670
	u32 *lid_state;
671
	struct work_struct asle_work;
672
};
673
#define OPREGION_SIZE            (8*1024)
674

675 676 677
struct intel_overlay;
struct intel_overlay_error_state;

678
struct sdvo_device_mapping {
C
Chris Wilson 已提交
679
	u8 initialized;
680 681 682
	u8 dvo_port;
	u8 slave_addr;
	u8 dvo_wiring;
C
Chris Wilson 已提交
683
	u8 i2c_pin;
684
	u8 ddc_pin;
685 686
};

687
struct intel_connector;
688
struct intel_encoder;
689
struct intel_atomic_state;
690
struct intel_crtc_state;
691
struct intel_initial_plane_config;
692
struct intel_crtc;
693 694
struct intel_limit;
struct dpll;
695
struct intel_cdclk_state;
696

697
struct drm_i915_display_funcs {
698 699
	void (*get_cdclk)(struct drm_i915_private *dev_priv,
			  struct intel_cdclk_state *cdclk_state);
700 701
	void (*set_cdclk)(struct drm_i915_private *dev_priv,
			  const struct intel_cdclk_state *cdclk_state);
702
	int (*get_fifo_size)(struct drm_i915_private *dev_priv, int plane);
703
	int (*compute_pipe_wm)(struct intel_crtc_state *cstate);
704 705 706
	int (*compute_intermediate_wm)(struct drm_device *dev,
				       struct intel_crtc *intel_crtc,
				       struct intel_crtc_state *newstate);
707 708 709 710 711 712
	void (*initial_watermarks)(struct intel_atomic_state *state,
				   struct intel_crtc_state *cstate);
	void (*atomic_update_watermarks)(struct intel_atomic_state *state,
					 struct intel_crtc_state *cstate);
	void (*optimize_watermarks)(struct intel_atomic_state *state,
				    struct intel_crtc_state *cstate);
713
	int (*compute_global_watermarks)(struct drm_atomic_state *state);
714
	void (*update_wm)(struct intel_crtc *crtc);
715
	int (*modeset_calc_cdclk)(struct drm_atomic_state *state);
716 717 718
	/* Returns the active state of the crtc, and if the crtc is active,
	 * fills out the pipe-config with the hw state. */
	bool (*get_pipe_config)(struct intel_crtc *,
719
				struct intel_crtc_state *);
720 721
	void (*get_initial_plane_config)(struct intel_crtc *,
					 struct intel_initial_plane_config *);
722 723
	int (*crtc_compute_clock)(struct intel_crtc *crtc,
				  struct intel_crtc_state *crtc_state);
724 725 726 727
	void (*crtc_enable)(struct intel_crtc_state *pipe_config,
			    struct drm_atomic_state *old_state);
	void (*crtc_disable)(struct intel_crtc_state *old_crtc_state,
			     struct drm_atomic_state *old_state);
728
	void (*update_crtcs)(struct drm_atomic_state *state);
729 730 731 732 733 734
	void (*audio_codec_enable)(struct intel_encoder *encoder,
				   const struct intel_crtc_state *crtc_state,
				   const struct drm_connector_state *conn_state);
	void (*audio_codec_disable)(struct intel_encoder *encoder,
				    const struct intel_crtc_state *old_crtc_state,
				    const struct drm_connector_state *old_conn_state);
735 736
	void (*fdi_link_train)(struct intel_crtc *crtc,
			       const struct intel_crtc_state *crtc_state);
737
	void (*init_clock_gating)(struct drm_i915_private *dev_priv);
738
	void (*hpd_irq_setup)(struct drm_i915_private *dev_priv);
739 740 741 742 743
	/* clock updates for mode set */
	/* cursor updates */
	/* render clock increase/decrease */
	/* display clock increase/decrease */
	/* pll clock increase/decrease */
744

745 746
	void (*load_csc_matrix)(struct drm_crtc_state *crtc_state);
	void (*load_luts)(struct drm_crtc_state *crtc_state);
747 748
};

749 750 751 752
#define CSR_VERSION(major, minor)	((major) << 16 | (minor))
#define CSR_VERSION_MAJOR(version)	((version) >> 16)
#define CSR_VERSION_MINOR(version)	((version) & 0xffff)

753
struct intel_csr {
754
	struct work_struct work;
755
	const char *fw_path;
756
	uint32_t *dmc_payload;
757
	uint32_t dmc_fw_size;
758
	uint32_t version;
759
	uint32_t mmio_count;
760
	i915_reg_t mmioaddr[8];
761
	uint32_t mmiodata[8];
762
	uint32_t dc_state;
763
	uint32_t allowed_dc_mask;
764 765
};

766 767
#define DEV_INFO_FOR_EACH_FLAG(func) \
	func(is_mobile); \
768
	func(is_lp); \
769
	func(is_alpha_support); \
770
	/* Keep has_* in alphabetical order */ \
771
	func(has_64bit_reloc); \
772
	func(has_aliasing_ppgtt); \
773
	func(has_csr); \
774
	func(has_ddi); \
775
	func(has_dp_mst); \
776
	func(has_reset_engine); \
777 778
	func(has_fbc); \
	func(has_fpga_dbg); \
779 780
	func(has_full_ppgtt); \
	func(has_full_48bit_ppgtt); \
781 782
	func(has_gmch_display); \
	func(has_guc); \
783
	func(has_guc_ct); \
784
	func(has_hotplug); \
785
	func(has_l3_dpf); \
786
	func(has_llc); \
787
	func(has_logical_ring_contexts); \
788
	func(has_logical_ring_preemption); \
789 790 791 792 793 794 795
	func(has_overlay); \
	func(has_pooled_eu); \
	func(has_psr); \
	func(has_rc6); \
	func(has_rc6p); \
	func(has_resource_streamer); \
	func(has_runtime_pm); \
796
	func(has_snoop); \
797
	func(unfenced_needs_alignment); \
798 799 800
	func(cursor_needs_physical); \
	func(hws_needs_physical); \
	func(overlay_needs_physical); \
801 802
	func(supports_tv); \
	func(has_ipc);
D
Daniel Vetter 已提交
803

804
struct sseu_dev_info {
805
	u8 slice_mask;
806
	u8 subslice_mask;
807 808
	u8 eu_total;
	u8 eu_per_subslice;
809 810 811 812 813 814
	u8 min_eu_in_pool;
	/* For each slice, which subslice(s) has(have) 7 EUs (bitfield)? */
	u8 subslice_7eu[3];
	u8 has_slice_pg:1;
	u8 has_subslice_pg:1;
	u8 has_eu_pg:1;
815 816
};

817 818 819 820 821
static inline unsigned int sseu_subslice_total(const struct sseu_dev_info *sseu)
{
	return hweight8(sseu->slice_mask) * hweight8(sseu->subslice_mask);
}

822 823 824 825 826 827 828 829 830 831 832 833 834
/* Keep in gen based order, and chronological order within a gen */
enum intel_platform {
	INTEL_PLATFORM_UNINITIALIZED = 0,
	INTEL_I830,
	INTEL_I845G,
	INTEL_I85X,
	INTEL_I865G,
	INTEL_I915G,
	INTEL_I915GM,
	INTEL_I945G,
	INTEL_I945GM,
	INTEL_G33,
	INTEL_PINEVIEW,
835 836
	INTEL_I965G,
	INTEL_I965GM,
837 838
	INTEL_G45,
	INTEL_GM45,
839 840 841 842 843 844 845 846 847 848 849
	INTEL_IRONLAKE,
	INTEL_SANDYBRIDGE,
	INTEL_IVYBRIDGE,
	INTEL_VALLEYVIEW,
	INTEL_HASWELL,
	INTEL_BROADWELL,
	INTEL_CHERRYVIEW,
	INTEL_SKYLAKE,
	INTEL_BROXTON,
	INTEL_KABYLAKE,
	INTEL_GEMINILAKE,
850
	INTEL_COFFEELAKE,
851
	INTEL_CANNONLAKE,
852
	INTEL_MAX_PLATFORMS
853 854
};

855
struct intel_device_info {
856
	u16 device_id;
857
	u16 gen_mask;
858 859

	u8 gen;
860
	u8 gt; /* GT number, 0 if undefined */
861
	u8 num_rings;
862 863 864
	u8 ring_mask; /* Rings supported by the HW */

	enum intel_platform platform;
865
	u32 platform_mask;
866 867 868 869 870 871 872

	u32 display_mmio_offset;

	u8 num_pipes;
	u8 num_sprites[I915_MAX_PIPES];
	u8 num_scalers[I915_MAX_PIPES];

873 874
	unsigned int page_sizes; /* page sizes supported by the HW */

875 876 877
#define DEFINE_FLAG(name) u8 name:1
	DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG);
#undef DEFINE_FLAG
878
	u16 ddb_size; /* in blocks */
879

880 881 882 883
	/* Register offsets for the various display pipes and transcoders */
	int pipe_offsets[I915_MAX_TRANSCODERS];
	int trans_offsets[I915_MAX_TRANSCODERS];
	int palette_offsets[I915_MAX_PIPES];
884
	int cursor_offsets[I915_MAX_PIPES];
885 886

	/* Slice/subslice/EU info */
887
	struct sseu_dev_info sseu;
888 889 890 891 892

	struct color_luts {
		u16 degamma_lut_size;
		u16 gamma_lut_size;
	} color;
893 894
};

895 896
struct intel_display_error_state;

897
struct i915_gpu_state {
898 899
	struct kref ref;
	struct timeval time;
900 901
	struct timeval boottime;
	struct timeval uptime;
902

903 904
	struct drm_i915_private *i915;

905 906
	char error_msg[128];
	bool simulated;
907
	bool awake;
908 909
	bool wakelock;
	bool suspended;
910 911 912 913
	int iommu;
	u32 reset_count;
	u32 suspend_count;
	struct intel_device_info device_info;
914
	struct i915_params params;
915 916 917 918 919

	/* Generic register state */
	u32 eir;
	u32 pgtbl_er;
	u32 ier;
920
	u32 gtier[4], ngtier;
921 922 923 924 925 926 927 928 929 930 931 932
	u32 ccid;
	u32 derrmr;
	u32 forcewake;
	u32 error; /* gen6+ */
	u32 err_int; /* gen7 */
	u32 fault_data0; /* gen8, gen9 */
	u32 fault_data1; /* gen8, gen9 */
	u32 done_reg;
	u32 gac_eco;
	u32 gam_ecochk;
	u32 gab_ctl;
	u32 gfx_mode;
933

934
	u32 nfence;
935 936 937
	u64 fence[I915_MAX_NUM_FENCES];
	struct intel_overlay_error_state *overlay;
	struct intel_display_error_state *display;
938
	struct drm_i915_error_object *semaphore;
939
	struct drm_i915_error_object *guc_log;
940 941 942 943 944 945

	struct drm_i915_error_engine {
		int engine_id;
		/* Software tracked state */
		bool waiting;
		int num_waiters;
946 947
		unsigned long hangcheck_timestamp;
		bool hangcheck_stalled;
948 949 950
		enum intel_engine_hangcheck_action hangcheck_action;
		struct i915_address_space *vm;
		int num_requests;
951
		u32 reset_count;
952

953 954 955
		/* position of active request inside the ring */
		u32 rq_head, rq_post, rq_tail;

956 957 958 959 960 961 962 963 964 965 966
		/* our own tracking of ring head and tail */
		u32 cpu_ring_head;
		u32 cpu_ring_tail;

		u32 last_seqno;

		/* Register state */
		u32 start;
		u32 tail;
		u32 head;
		u32 ctl;
967
		u32 mode;
968 969 970 971 972 973 974 975 976 977 978 979 980
		u32 hws;
		u32 ipeir;
		u32 ipehr;
		u32 bbstate;
		u32 instpm;
		u32 instps;
		u32 seqno;
		u64 bbaddr;
		u64 acthd;
		u32 fault_reg;
		u64 faddr;
		u32 rc_psmi; /* sleep state */
		u32 semaphore_mboxes[I915_NUM_ENGINES - 1];
981
		struct intel_instdone instdone;
982

983 984 985 986 987
		struct drm_i915_error_context {
			char comm[TASK_COMM_LEN];
			pid_t pid;
			u32 handle;
			u32 hw_id;
988
			int priority;
989 990 991 992 993
			int ban_score;
			int active;
			int guilty;
		} context;

994 995
		struct drm_i915_error_object {
			u64 gtt_offset;
996
			u64 gtt_size;
997 998
			int page_count;
			int unused;
999 1000 1001
			u32 *pages[0];
		} *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page;

1002 1003 1004
		struct drm_i915_error_object **user_bo;
		long user_bo_count;

1005 1006 1007 1008
		struct drm_i915_error_object *wa_ctx;

		struct drm_i915_error_request {
			long jiffies;
1009
			pid_t pid;
1010
			u32 context;
1011
			int priority;
1012
			int ban_score;
1013 1014 1015
			u32 seqno;
			u32 head;
			u32 tail;
1016 1017
		} *requests, execlist[EXECLIST_MAX_PORTS];
		unsigned int num_ports;
1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052

		struct drm_i915_error_waiter {
			char comm[TASK_COMM_LEN];
			pid_t pid;
			u32 seqno;
		} *waiters;

		struct {
			u32 gfx_mode;
			union {
				u64 pdp[4];
				u32 pp_dir_base;
			};
		} vm_info;
	} engine[I915_NUM_ENGINES];

	struct drm_i915_error_buffer {
		u32 size;
		u32 name;
		u32 rseqno[I915_NUM_ENGINES], wseqno;
		u64 gtt_offset;
		u32 read_domains;
		u32 write_domain;
		s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
		u32 tiling:2;
		u32 dirty:1;
		u32 purgeable:1;
		u32 userptr:1;
		s32 engine:4;
		u32 cache_level:3;
	} *active_bo[I915_NUM_ENGINES], *pinned_bo;
	u32 active_bo_count[I915_NUM_ENGINES], pinned_bo_count;
	struct i915_address_space *active_vm[I915_NUM_ENGINES];
};

1053 1054
enum i915_cache_level {
	I915_CACHE_NONE = 0,
1055 1056 1057 1058 1059
	I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */
	I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc
			      caches, eg sampler/render caches, and the
			      large Last-Level-Cache. LLC is coherent with
			      the CPU, but L3 is only visible to the GPU. */
1060
	I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */
1061 1062
};

1063 1064
#define I915_COLOR_UNEVICTABLE (-1) /* a non-vma sharing the address space */

1065 1066 1067 1068 1069
enum fb_op_origin {
	ORIGIN_GTT,
	ORIGIN_CPU,
	ORIGIN_CS,
	ORIGIN_FLIP,
1070
	ORIGIN_DIRTYFB,
1071 1072
};

1073
struct intel_fbc {
P
Paulo Zanoni 已提交
1074 1075 1076
	/* This is always the inner lock when overlapping with struct_mutex and
	 * it's the outer lock when overlapping with stolen_lock. */
	struct mutex lock;
B
Ben Widawsky 已提交
1077
	unsigned threshold;
1078 1079
	unsigned int possible_framebuffer_bits;
	unsigned int busy_bits;
1080
	unsigned int visible_pipes_mask;
1081
	struct intel_crtc *crtc;
1082

1083
	struct drm_mm_node compressed_fb;
1084 1085
	struct drm_mm_node *compressed_llb;

1086 1087
	bool false_color;

1088
	bool enabled;
1089
	bool active;
1090

1091 1092 1093
	bool underrun_detected;
	struct work_struct underrun_work;

1094 1095 1096 1097 1098
	/*
	 * Due to the atomic rules we can't access some structures without the
	 * appropriate locking, so we cache information here in order to avoid
	 * these problems.
	 */
1099
	struct intel_fbc_state_cache {
1100 1101
		struct i915_vma *vma;

1102 1103 1104 1105 1106 1107 1108 1109 1110 1111
		struct {
			unsigned int mode_flags;
			uint32_t hsw_bdw_pixel_rate;
		} crtc;

		struct {
			unsigned int rotation;
			int src_w;
			int src_h;
			bool visible;
1112 1113 1114 1115 1116 1117 1118 1119
			/*
			 * Display surface base address adjustement for
			 * pageflips. Note that on gen4+ this only adjusts up
			 * to a tile, offsets within a tile are handled in
			 * the hw itself (with the TILEOFF register).
			 */
			int adjusted_x;
			int adjusted_y;
1120 1121

			int y;
1122 1123 1124
		} plane;

		struct {
1125
			const struct drm_format_info *format;
1126 1127 1128 1129
			unsigned int stride;
		} fb;
	} state_cache;

1130 1131 1132 1133 1134 1135 1136
	/*
	 * This structure contains everything that's relevant to program the
	 * hardware registers. When we want to figure out if we need to disable
	 * and re-enable FBC for a new configuration we just check if there's
	 * something different in the struct. The genx_fbc_activate functions
	 * are supposed to read from it in order to program the registers.
	 */
1137
	struct intel_fbc_reg_params {
1138 1139
		struct i915_vma *vma;

1140 1141 1142 1143 1144 1145 1146
		struct {
			enum pipe pipe;
			enum plane plane;
			unsigned int fence_y_offset;
		} crtc;

		struct {
1147
			const struct drm_format_info *format;
1148 1149 1150 1151
			unsigned int stride;
		} fb;

		int cfb_size;
1152
		unsigned int gen9_wa_cfb_stride;
1153 1154
	} params;

1155
	struct intel_fbc_work {
1156
		bool scheduled;
1157
		u32 scheduled_vblank;
1158 1159
		struct work_struct work;
	} work;
1160

1161
	const char *no_fbc_reason;
1162 1163
};

1164
/*
1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178
 * HIGH_RR is the highest eDP panel refresh rate read from EDID
 * LOW_RR is the lowest eDP panel refresh rate found from EDID
 * parsing for same resolution.
 */
enum drrs_refresh_rate_type {
	DRRS_HIGH_RR,
	DRRS_LOW_RR,
	DRRS_MAX_RR, /* RR count */
};

enum drrs_support_type {
	DRRS_NOT_SUPPORTED = 0,
	STATIC_DRRS_SUPPORT = 1,
	SEAMLESS_DRRS_SUPPORT = 2
1179 1180
};

1181
struct intel_dp;
1182 1183 1184 1185 1186 1187 1188 1189 1190
struct i915_drrs {
	struct mutex mutex;
	struct delayed_work work;
	struct intel_dp *dp;
	unsigned busy_frontbuffer_bits;
	enum drrs_refresh_rate_type refresh_rate_type;
	enum drrs_support_type type;
};

R
Rodrigo Vivi 已提交
1191
struct i915_psr {
1192
	struct mutex lock;
R
Rodrigo Vivi 已提交
1193 1194
	bool sink_support;
	bool source_ok;
1195
	struct intel_dp *enabled;
1196 1197
	bool active;
	struct delayed_work work;
1198
	unsigned busy_frontbuffer_bits;
1199 1200
	bool psr2_support;
	bool aux_frame_sync;
1201
	bool link_standby;
1202 1203
	bool y_cord_support;
	bool colorimetry_support;
1204
	bool alpm;
1205

1206 1207
	void (*enable_source)(struct intel_dp *,
			      const struct intel_crtc_state *);
1208 1209
	void (*disable_source)(struct intel_dp *,
			       const struct intel_crtc_state *);
1210
	void (*enable_sink)(struct intel_dp *);
R
Rodrigo Vivi 已提交
1211
	void (*activate)(struct intel_dp *);
1212
	void (*setup_vsc)(struct intel_dp *, const struct intel_crtc_state *);
1213
};
1214

1215
enum intel_pch {
1216
	PCH_NONE = 0,	/* No PCH present */
1217
	PCH_IBX,	/* Ibexpeak PCH */
1218 1219
	PCH_CPT,	/* Cougarpoint/Pantherpoint PCH */
	PCH_LPT,	/* Lynxpoint/Wildcatpoint PCH */
1220
	PCH_SPT,        /* Sunrisepoint PCH */
1221 1222
	PCH_KBP,        /* Kaby Lake PCH */
	PCH_CNP,        /* Cannon Lake PCH */
B
Ben Widawsky 已提交
1223
	PCH_NOP,
1224 1225
};

1226 1227 1228 1229 1230
enum intel_sbi_destination {
	SBI_ICLK,
	SBI_MPHY,
};

1231
#define QUIRK_LVDS_SSC_DISABLE (1<<1)
1232
#define QUIRK_INVERT_BRIGHTNESS (1<<2)
1233
#define QUIRK_BACKLIGHT_PRESENT (1<<3)
1234
#define QUIRK_PIN_SWIZZLED_PAGES (1<<5)
1235
#define QUIRK_INCREASE_T12_DELAY (1<<6)
1236

1237
struct intel_fbdev;
1238
struct intel_fbc_work;
1239

1240 1241
struct intel_gmbus {
	struct i2c_adapter adapter;
1242
#define GMBUS_FORCE_BIT_RETRY (1U << 31)
1243
	u32 force_bit;
1244
	u32 reg0;
1245
	i915_reg_t gpio_reg;
1246
	struct i2c_algo_bit_data bit_algo;
1247 1248 1249
	struct drm_i915_private *dev_priv;
};

1250
struct i915_suspend_saved_registers {
1251
	u32 saveDSPARB;
J
Jesse Barnes 已提交
1252
	u32 saveFBC_CONTROL;
1253 1254
	u32 saveCACHE_MODE_0;
	u32 saveMI_ARB_STATE;
J
Jesse Barnes 已提交
1255 1256
	u32 saveSWF0[16];
	u32 saveSWF1[16];
1257
	u32 saveSWF3[3];
1258
	uint64_t saveFENCE[I915_MAX_NUM_FENCES];
1259
	u32 savePCH_PORT_HOTPLUG;
1260
	u16 saveGCDGMBUS;
1261
};
1262

1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320
struct vlv_s0ix_state {
	/* GAM */
	u32 wr_watermark;
	u32 gfx_prio_ctrl;
	u32 arb_mode;
	u32 gfx_pend_tlb0;
	u32 gfx_pend_tlb1;
	u32 lra_limits[GEN7_LRA_LIMITS_REG_NUM];
	u32 media_max_req_count;
	u32 gfx_max_req_count;
	u32 render_hwsp;
	u32 ecochk;
	u32 bsd_hwsp;
	u32 blt_hwsp;
	u32 tlb_rd_addr;

	/* MBC */
	u32 g3dctl;
	u32 gsckgctl;
	u32 mbctl;

	/* GCP */
	u32 ucgctl1;
	u32 ucgctl3;
	u32 rcgctl1;
	u32 rcgctl2;
	u32 rstctl;
	u32 misccpctl;

	/* GPM */
	u32 gfxpause;
	u32 rpdeuhwtc;
	u32 rpdeuc;
	u32 ecobus;
	u32 pwrdwnupctl;
	u32 rp_down_timeout;
	u32 rp_deucsw;
	u32 rcubmabdtmr;
	u32 rcedata;
	u32 spare2gh;

	/* Display 1 CZ domain */
	u32 gt_imr;
	u32 gt_ier;
	u32 pm_imr;
	u32 pm_ier;
	u32 gt_scratch[GEN7_GT_SCRATCH_REG_NUM];

	/* GT SA CZ domain */
	u32 tilectl;
	u32 gt_fifoctl;
	u32 gtlc_wake_ctrl;
	u32 gtlc_survive;
	u32 pmwgicz;

	/* Display 2 CZ domain */
	u32 gu_ctl0;
	u32 gu_ctl1;
1321
	u32 pcbr;
1322 1323 1324
	u32 clock_gate_dis2;
};

1325
struct intel_rps_ei {
1326
	ktime_t ktime;
1327 1328
	u32 render_c0;
	u32 media_c0;
1329 1330
};

1331
struct intel_rps {
I
Imre Deak 已提交
1332 1333 1334 1335
	/*
	 * work, interrupts_enabled and pm_iir are protected by
	 * dev_priv->irq_lock
	 */
1336
	struct work_struct work;
I
Imre Deak 已提交
1337
	bool interrupts_enabled;
1338
	u32 pm_iir;
1339

1340
	/* PM interrupt bits that should never be masked */
1341
	u32 pm_intrmsk_mbz;
1342

1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357
	/* Frequencies are stored in potentially platform dependent multiples.
	 * In other words, *_freq needs to be multiplied by X to be interesting.
	 * Soft limits are those which are used for the dynamic reclocking done
	 * by the driver (raise frequencies under heavy loads, and lower for
	 * lighter loads). Hard limits are those imposed by the hardware.
	 *
	 * A distinction is made for overclocking, which is never enabled by
	 * default, and is considered to be above the hard limit if it's
	 * possible at all.
	 */
	u8 cur_freq;		/* Current frequency (cached, may not == HW) */
	u8 min_freq_softlimit;	/* Minimum frequency permitted by the driver */
	u8 max_freq_softlimit;	/* Max frequency permitted by the driver */
	u8 max_freq;		/* Maximum frequency, RP0 if not overclocking */
	u8 min_freq;		/* AKA RPn. Minimum frequency */
1358
	u8 boost_freq;		/* Frequency to request when wait boosting */
1359
	u8 idle_freq;		/* Frequency to request when we are idle */
1360 1361 1362
	u8 efficient_freq;	/* AKA RPe. Pre-determined balanced frequency */
	u8 rp1_freq;		/* "less than" RP0 power/freqency */
	u8 rp0_freq;		/* Non-overclocked max frequency. */
1363
	u16 gpll_ref_freq;	/* vlv/chv GPLL reference frequency */
1364

1365 1366 1367
	u8 up_threshold; /* Current %busy required to uplock */
	u8 down_threshold; /* Current %busy required to downclock */

1368 1369 1370
	int last_adj;
	enum { LOW_POWER, BETWEEN, HIGH_POWER } power;

1371
	bool enabled;
1372 1373
	atomic_t num_waiters;
	atomic_t boosts;
1374

1375
	/* manual wa residency calculations */
1376
	struct intel_rps_ei ei;
1377 1378
};

1379 1380 1381 1382 1383 1384 1385 1386
struct intel_rc6 {
	bool enabled;
};

struct intel_llc_pstate {
	bool enabled;
};

1387 1388
struct intel_gen6_power_mgmt {
	struct intel_rps rps;
1389 1390
	struct intel_rc6 rc6;
	struct intel_llc_pstate llc_pstate;
1391 1392 1393
	struct delayed_work autoenable_work;
};

D
Daniel Vetter 已提交
1394 1395 1396
/* defined intel_pm.c */
extern spinlock_t mchdev_lock;

1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407
struct intel_ilk_power_mgmt {
	u8 cur_delay;
	u8 min_delay;
	u8 max_delay;
	u8 fmax;
	u8 fstart;

	u64 last_count1;
	unsigned long last_time1;
	unsigned long chipset_power;
	u64 last_count2;
1408
	u64 last_time2;
1409 1410 1411 1412 1413 1414 1415
	unsigned long gfx_power;
	u8 corr;

	int c_m;
	int r_t;
};

1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445
struct drm_i915_private;
struct i915_power_well;

struct i915_power_well_ops {
	/*
	 * Synchronize the well's hw state to match the current sw state, for
	 * example enable/disable it based on the current refcount. Called
	 * during driver init and resume time, possibly after first calling
	 * the enable/disable handlers.
	 */
	void (*sync_hw)(struct drm_i915_private *dev_priv,
			struct i915_power_well *power_well);
	/*
	 * Enable the well and resources that depend on it (for example
	 * interrupts located on the well). Called after the 0->1 refcount
	 * transition.
	 */
	void (*enable)(struct drm_i915_private *dev_priv,
		       struct i915_power_well *power_well);
	/*
	 * Disable the well and resources that depend on it. Called after
	 * the 1->0 refcount transition.
	 */
	void (*disable)(struct drm_i915_private *dev_priv,
			struct i915_power_well *power_well);
	/* Returns the hw enabled state. */
	bool (*is_enabled)(struct drm_i915_private *dev_priv,
			   struct i915_power_well *power_well);
};

1446 1447
/* Power well structure for haswell */
struct i915_power_well {
1448
	const char *name;
1449
	bool always_on;
1450 1451
	/* power well enable/disable usage count */
	int count;
1452 1453
	/* cached hw enabled state */
	bool hw_enabled;
1454
	u64 domains;
1455
	/* unique identifier for this power well */
I
Imre Deak 已提交
1456
	enum i915_power_well_id id;
1457 1458 1459 1460
	/*
	 * Arbitraty data associated with this power well. Platform and power
	 * well specific.
	 */
1461 1462 1463 1464
	union {
		struct {
			enum dpio_phy phy;
		} bxt;
1465 1466 1467 1468 1469
		struct {
			/* Mask of pipes whose IRQ logic is backed by the pw */
			u8 irq_pipe_mask;
			/* The pw is backing the VGA functionality */
			bool has_vga:1;
1470
			bool has_fuses:1;
1471
		} hsw;
1472
	};
1473
	const struct i915_power_well_ops *ops;
1474 1475
};

1476
struct i915_power_domains {
1477 1478 1479 1480 1481
	/*
	 * Power wells needed for initialization at driver init and suspend
	 * time are on. They are kept on until after the first modeset.
	 */
	bool init_power_on;
1482
	bool initializing;
1483
	int power_well_count;
1484

1485
	struct mutex lock;
1486
	int domain_use_count[POWER_DOMAIN_NUM];
1487
	struct i915_power_well *power_wells;
1488 1489
};

1490
#define MAX_L3_SLICES 2
1491
struct intel_l3_parity {
1492
	u32 *remap_info[MAX_L3_SLICES];
1493
	struct work_struct error_work;
1494
	int which_slice;
1495 1496
};

1497 1498 1499
struct i915_gem_mm {
	/** Memory allocator for GTT stolen memory */
	struct drm_mm stolen;
1500 1501 1502 1503
	/** Protects the usage of the GTT stolen memory allocator. This is
	 * always the inner lock when overlapping with struct_mutex. */
	struct mutex stolen_lock;

1504 1505 1506
	/* Protects bound_list/unbound_list and #drm_i915_gem_object.mm.link */
	spinlock_t obj_lock;

1507 1508 1509 1510 1511
	/** List of all objects in gtt_space. Used to restore gtt
	 * mappings on resume */
	struct list_head bound_list;
	/**
	 * List of objects which are not bound to the GTT (thus
1512 1513
	 * are idle and not used by the GPU). These objects may or may
	 * not actually have any pages attached.
1514 1515 1516
	 */
	struct list_head unbound_list;

1517 1518 1519 1520 1521
	/** List of all objects in gtt_space, currently mmaped by userspace.
	 * All objects within this list must also be on bound_list.
	 */
	struct list_head userfault_list;

1522 1523 1524 1525 1526
	/**
	 * List of objects which are pending destruction.
	 */
	struct llist_head free_list;
	struct work_struct free_work;
1527
	spinlock_t free_lock;
1528

1529 1530 1531 1532 1533
	/**
	 * Small stash of WC pages
	 */
	struct pagevec wc_stash;

1534
	/** Usable portion of the GTT for GEM */
1535
	dma_addr_t stolen_base; /* limited to low memory (32-bit) */
1536

M
Matthew Auld 已提交
1537 1538 1539 1540 1541
	/**
	 * tmpfs instance used for shmem backed objects
	 */
	struct vfsmount *gemfs;

1542 1543 1544
	/** PPGTT used for aliasing the PPGTT with the GTT */
	struct i915_hw_ppgtt *aliasing_ppgtt;

1545
	struct notifier_block oom_notifier;
1546
	struct notifier_block vmap_notifier;
1547
	struct shrinker shrinker;
1548 1549 1550 1551

	/** LRU list of objects with fence regs on them. */
	struct list_head fence_list;

1552 1553 1554 1555 1556 1557 1558
	/**
	 * Workqueue to fault in userptr pages, flushed by the execbuf
	 * when required but otherwise left to userspace to try again
	 * on EAGAIN.
	 */
	struct workqueue_struct *userptr_wq;

1559 1560
	u64 unordered_timeline;

1561
	/* the indicator for dispatch video commands on two BSD rings */
1562
	atomic_t bsd_engine_dispatch_index;
1563

1564 1565 1566 1567 1568 1569
	/** Bit 6 swizzling required for X tiling */
	uint32_t bit_6_swizzle_x;
	/** Bit 6 swizzling required for Y tiling */
	uint32_t bit_6_swizzle_y;

	/* accounting, useful for userland debugging */
1570
	spinlock_t object_stat_lock;
1571
	u64 object_memory;
1572 1573 1574
	u32 object_count;
};

1575
struct drm_i915_error_state_buf {
1576
	struct drm_i915_private *i915;
1577 1578 1579 1580 1581 1582 1583 1584
	unsigned bytes;
	unsigned size;
	int err;
	u8 *buf;
	loff_t start;
	loff_t pos;
};

1585 1586 1587
#define I915_RESET_TIMEOUT (10 * HZ) /* 10s */
#define I915_FENCE_TIMEOUT (10 * HZ) /* 10s */

1588 1589 1590
#define I915_ENGINE_DEAD_TIMEOUT  (4 * HZ)  /* Seqno, head and subunits dead */
#define I915_SEQNO_DEAD_TIMEOUT   (12 * HZ) /* Seqno dead with active head */

1591 1592 1593 1594
struct i915_gpu_error {
	/* For hangcheck timer */
#define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
#define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
1595

1596
	struct delayed_work hangcheck_work;
1597 1598 1599 1600

	/* For reset and error_state handling. */
	spinlock_t lock;
	/* Protected by the above dev->gpu_error.lock. */
1601
	struct i915_gpu_state *first_error;
1602

1603 1604
	atomic_t pending_fb_pin;

1605 1606
	unsigned long missed_irq_rings;

1607
	/**
M
Mika Kuoppala 已提交
1608
	 * State variable controlling the reset flow and count
1609
	 *
M
Mika Kuoppala 已提交
1610
	 * This is a counter which gets incremented when reset is triggered,
1611
	 *
1612
	 * Before the reset commences, the I915_RESET_BACKOFF bit is set
1613 1614
	 * meaning that any waiters holding onto the struct_mutex should
	 * relinquish the lock immediately in order for the reset to start.
M
Mika Kuoppala 已提交
1615 1616 1617 1618 1619 1620 1621 1622 1623
	 *
	 * If reset is not completed succesfully, the I915_WEDGE bit is
	 * set meaning that hardware is terminally sour and there is no
	 * recovery. All waiters on the reset_queue will be woken when
	 * that happens.
	 *
	 * This counter is used by the wait_seqno code to notice that reset
	 * event happened and it needs to restart the entire ioctl (since most
	 * likely the seqno it waited for won't ever signal anytime soon).
1624 1625 1626 1627
	 *
	 * This is important for lock-free wait paths, where no contended lock
	 * naturally enforces the correct ordering between the bail-out of the
	 * waiter and the gpu reset work code.
1628
	 */
1629
	unsigned long reset_count;
1630

1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649
	/**
	 * flags: Control various stages of the GPU reset
	 *
	 * #I915_RESET_BACKOFF - When we start a reset, we want to stop any
	 * other users acquiring the struct_mutex. To do this we set the
	 * #I915_RESET_BACKOFF bit in the error flags when we detect a reset
	 * and then check for that bit before acquiring the struct_mutex (in
	 * i915_mutex_lock_interruptible()?). I915_RESET_BACKOFF serves a
	 * secondary role in preventing two concurrent global reset attempts.
	 *
	 * #I915_RESET_HANDOFF - To perform the actual GPU reset, we need the
	 * struct_mutex. We try to acquire the struct_mutex in the reset worker,
	 * but it may be held by some long running waiter (that we cannot
	 * interrupt without causing trouble). Once we are ready to do the GPU
	 * reset, we set the I915_RESET_HANDOFF bit and wakeup any waiters. If
	 * they already hold the struct_mutex and want to participate they can
	 * inspect the bit and do the reset directly, otherwise the worker
	 * waits for the struct_mutex.
	 *
1650 1651 1652 1653 1654 1655
	 * #I915_RESET_ENGINE[num_engines] - Since the driver doesn't need to
	 * acquire the struct_mutex to reset an engine, we need an explicit
	 * flag to prevent two concurrent reset attempts in the same engine.
	 * As the number of engines continues to grow, allocate the flags from
	 * the most significant bits.
	 *
1656 1657 1658 1659 1660
	 * #I915_WEDGED - If reset fails and we can no longer use the GPU,
	 * we set the #I915_WEDGED bit. Prior to command submission, e.g.
	 * i915_gem_request_alloc(), this bit is checked and the sequence
	 * aborted (with -EIO reported to userspace) if set.
	 */
1661
	unsigned long flags;
1662 1663
#define I915_RESET_BACKOFF	0
#define I915_RESET_HANDOFF	1
1664
#define I915_RESET_MODESET	2
1665
#define I915_WEDGED		(BITS_PER_LONG - 1)
1666
#define I915_RESET_ENGINE	(I915_WEDGED - I915_NUM_ENGINES)
1667

1668 1669 1670
	/** Number of times an engine has been reset */
	u32 reset_engine_count[I915_NUM_ENGINES];

1671 1672 1673 1674 1675 1676
	/**
	 * Waitqueue to signal when a hang is detected. Used to for waiters
	 * to release the struct_mutex for the reset to procede.
	 */
	wait_queue_head_t wait_queue;

1677 1678 1679 1680 1681
	/**
	 * Waitqueue to signal when the reset has completed. Used by clients
	 * that wait for dev_priv->mm.wedged to settle.
	 */
	wait_queue_head_t reset_queue;
1682

1683
	/* For missed irq/seqno simulation. */
1684
	unsigned long test_irq_rings;
1685 1686
};

1687 1688 1689 1690 1691 1692
enum modeset_restore {
	MODESET_ON_LID_OPEN,
	MODESET_DONE,
	MODESET_SUSPENDED,
};

1693 1694 1695 1696 1697
#define DP_AUX_A 0x40
#define DP_AUX_B 0x10
#define DP_AUX_C 0x20
#define DP_AUX_D 0x30

X
Xiong Zhang 已提交
1698 1699 1700 1701
#define DDC_PIN_B  0x05
#define DDC_PIN_C  0x04
#define DDC_PIN_D  0x06

1702
struct ddi_vbt_port_info {
1703 1704
	int max_tmds_clock;

1705 1706 1707 1708 1709 1710
	/*
	 * This is an index in the HDMI/DVI DDI buffer translation table.
	 * The special value HDMI_LEVEL_SHIFT_UNKNOWN means the VBT didn't
	 * populate this field.
	 */
#define HDMI_LEVEL_SHIFT_UNKNOWN	0xff
1711
	uint8_t hdmi_level_shift;
1712 1713 1714 1715

	uint8_t supports_dvi:1;
	uint8_t supports_hdmi:1;
	uint8_t supports_dp:1;
1716
	uint8_t supports_edp:1;
1717 1718

	uint8_t alternate_aux_channel;
X
Xiong Zhang 已提交
1719
	uint8_t alternate_ddc_pin;
1720 1721 1722

	uint8_t dp_boost_level;
	uint8_t hdmi_boost_level;
1723 1724
};

R
Rodrigo Vivi 已提交
1725 1726 1727 1728 1729
enum psr_lines_to_wait {
	PSR_0_LINES_TO_WAIT = 0,
	PSR_1_LINE_TO_WAIT,
	PSR_4_LINES_TO_WAIT,
	PSR_8_LINES_TO_WAIT
1730 1731
};

1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743
struct intel_vbt_data {
	struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
	struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */

	/* Feature bits */
	unsigned int int_tv_support:1;
	unsigned int lvds_dither:1;
	unsigned int lvds_vbt:1;
	unsigned int int_crt_support:1;
	unsigned int lvds_use_ssc:1;
	unsigned int display_clock_mode:1;
	unsigned int fdi_rx_polarity_inverted:1;
1744
	unsigned int panel_type:4;
1745 1746 1747
	int lvds_ssc_freq;
	unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */

1748 1749
	enum drrs_support_type drrs_type;

1750 1751 1752 1753 1754
	struct {
		int rate;
		int lanes;
		int preemphasis;
		int vswing;
1755
		bool low_vswing;
1756 1757 1758 1759 1760
		bool initialized;
		bool support;
		int bpp;
		struct edp_power_seq pps;
	} edp;
1761

R
Rodrigo Vivi 已提交
1762 1763 1764 1765 1766 1767 1768 1769 1770
	struct {
		bool full_link;
		bool require_aux_wakeup;
		int idle_frames;
		enum psr_lines_to_wait lines_to_wait;
		int tp1_wakeup_time;
		int tp2_tp3_wakeup_time;
	} psr;

1771 1772
	struct {
		u16 pwm_freq_hz;
1773
		bool present;
1774
		bool active_low_pwm;
1775
		u8 min_brightness;	/* min_brightness/255 of max */
1776
		u8 controller;		/* brightness controller number */
1777
		enum intel_backlight_type type;
1778 1779
	} backlight;

1780 1781 1782
	/* MIPI DSI */
	struct {
		u16 panel_id;
1783 1784
		struct mipi_config *config;
		struct mipi_pps_data *pps;
1785 1786
		u16 bl_ports;
		u16 cabc_ports;
1787 1788 1789
		u8 seq_version;
		u32 size;
		u8 *data;
1790
		const u8 *sequence[MIPI_SEQ_MAX];
1791 1792
	} dsi;

1793 1794 1795
	int crt_ddc_pin;

	int child_dev_num;
1796
	struct child_device_config *child_dev;
1797 1798

	struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS];
1799
	struct sdvo_device_mapping sdvo_mappings[2];
1800 1801
};

1802 1803 1804 1805 1806
enum intel_ddb_partitioning {
	INTEL_DDB_PART_1_2,
	INTEL_DDB_PART_5_6, /* IVB+ */
};

1807 1808 1809 1810 1811 1812 1813 1814
struct intel_wm_level {
	bool enable;
	uint32_t pri_val;
	uint32_t spr_val;
	uint32_t cur_val;
	uint32_t fbc_val;
};

1815
struct ilk_wm_values {
1816 1817 1818 1819 1820 1821 1822 1823
	uint32_t wm_pipe[3];
	uint32_t wm_lp[3];
	uint32_t wm_lp_spr[3];
	uint32_t wm_linetime[3];
	bool enable_fbc_wm;
	enum intel_ddb_partitioning partitioning;
};

1824
struct g4x_pipe_wm {
1825
	uint16_t plane[I915_MAX_PLANES];
1826
	uint16_t fbc;
1827
};
1828

1829
struct g4x_sr_wm {
1830
	uint16_t plane;
1831
	uint16_t cursor;
1832
	uint16_t fbc;
1833 1834 1835 1836
};

struct vlv_wm_ddl_values {
	uint8_t plane[I915_MAX_PLANES];
1837
};
1838

1839
struct vlv_wm_values {
1840 1841
	struct g4x_pipe_wm pipe[3];
	struct g4x_sr_wm sr;
1842
	struct vlv_wm_ddl_values ddl[3];
1843 1844
	uint8_t level;
	bool cxsr;
1845 1846
};

1847 1848 1849 1850 1851 1852 1853 1854 1855
struct g4x_wm_values {
	struct g4x_pipe_wm pipe[2];
	struct g4x_sr_wm sr;
	struct g4x_sr_wm hpll;
	bool cxsr;
	bool hpll_en;
	bool fbc_en;
};

1856
struct skl_ddb_entry {
1857
	uint16_t start, end;	/* in number of blocks, 'end' is exclusive */
1858 1859 1860 1861
};

static inline uint16_t skl_ddb_entry_size(const struct skl_ddb_entry *entry)
{
1862
	return entry->end - entry->start;
1863 1864
}

1865 1866 1867 1868 1869 1870 1871 1872 1873
static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1,
				       const struct skl_ddb_entry *e2)
{
	if (e1->start == e2->start && e1->end == e2->end)
		return true;

	return false;
}

1874
struct skl_ddb_allocation {
1875
	struct skl_ddb_entry plane[I915_MAX_PIPES][I915_MAX_PLANES]; /* packed/uv */
1876
	struct skl_ddb_entry y_plane[I915_MAX_PIPES][I915_MAX_PLANES];
1877 1878
};

1879
struct skl_wm_values {
1880
	unsigned dirty_pipes;
1881
	struct skl_ddb_allocation ddb;
1882 1883 1884
};

struct skl_wm_level {
L
Lyude 已提交
1885 1886 1887
	bool plane_en;
	uint16_t plane_res_b;
	uint8_t plane_res_l;
1888 1889
};

1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903
/* Stores plane specific WM parameters */
struct skl_wm_params {
	bool x_tiled, y_tiled;
	bool rc_surface;
	uint32_t width;
	uint8_t cpp;
	uint32_t plane_pixel_rate;
	uint32_t y_min_scanlines;
	uint32_t plane_bytes_per_line;
	uint_fixed_16_16_t plane_blocks_per_line;
	uint_fixed_16_16_t y_tile_minimum;
	uint32_t linetime_us;
};

1904
/*
1905 1906 1907 1908
 * This struct helps tracking the state needed for runtime PM, which puts the
 * device in PCI D3 state. Notice that when this happens, nothing on the
 * graphics device works, even register access, so we don't get interrupts nor
 * anything else.
1909
 *
1910 1911 1912
 * Every piece of our code that needs to actually touch the hardware needs to
 * either call intel_runtime_pm_get or call intel_display_power_get with the
 * appropriate power domain.
1913
 *
1914 1915
 * Our driver uses the autosuspend delay feature, which means we'll only really
 * suspend if we stay with zero refcount for a certain amount of time. The
1916
 * default value is currently very conservative (see intel_runtime_pm_enable), but
1917
 * it can be changed with the standard runtime PM files from sysfs.
1918 1919 1920 1921 1922
 *
 * The irqs_disabled variable becomes true exactly after we disable the IRQs and
 * goes back to false exactly before we reenable the IRQs. We use this variable
 * to check if someone is trying to enable/disable IRQs while they're supposed
 * to be disabled. This shouldn't happen and we'll print some error messages in
1923
 * case it happens.
1924
 *
1925
 * For more, read the Documentation/power/runtime_pm.txt.
1926
 */
1927
struct i915_runtime_pm {
1928
	atomic_t wakeref_count;
1929
	bool suspended;
1930
	bool irqs_enabled;
1931 1932
};

1933 1934 1935 1936 1937
enum intel_pipe_crc_source {
	INTEL_PIPE_CRC_SOURCE_NONE,
	INTEL_PIPE_CRC_SOURCE_PLANE1,
	INTEL_PIPE_CRC_SOURCE_PLANE2,
	INTEL_PIPE_CRC_SOURCE_PF,
1938
	INTEL_PIPE_CRC_SOURCE_PIPE,
D
Daniel Vetter 已提交
1939 1940 1941 1942 1943
	/* TV/DP on pre-gen5/vlv can't use the pipe source. */
	INTEL_PIPE_CRC_SOURCE_TV,
	INTEL_PIPE_CRC_SOURCE_DP_B,
	INTEL_PIPE_CRC_SOURCE_DP_C,
	INTEL_PIPE_CRC_SOURCE_DP_D,
1944
	INTEL_PIPE_CRC_SOURCE_AUTO,
1945 1946 1947
	INTEL_PIPE_CRC_SOURCE_MAX,
};

1948
struct intel_pipe_crc_entry {
1949
	uint32_t frame;
1950 1951 1952
	uint32_t crc[5];
};

1953
#define INTEL_PIPE_CRC_ENTRIES_NR	128
1954
struct intel_pipe_crc {
1955 1956
	spinlock_t lock;
	bool opened;		/* exclusive access to the result file */
1957
	struct intel_pipe_crc_entry *entries;
1958
	enum intel_pipe_crc_source source;
1959
	int head, tail;
1960
	wait_queue_head_t wq;
T
Tomeu Vizoso 已提交
1961
	int skipped;
1962 1963
};

1964
struct i915_frontbuffer_tracking {
1965
	spinlock_t lock;
1966 1967 1968 1969 1970 1971 1972 1973 1974

	/*
	 * Tracking bits for delayed frontbuffer flushing du to gpu activity or
	 * scheduled flips.
	 */
	unsigned busy_bits;
	unsigned flip_bits;
};

1975
struct i915_wa_reg {
1976
	i915_reg_t addr;
1977 1978 1979 1980 1981
	u32 value;
	/* bitmask representing WA bits */
	u32 mask;
};

1982
#define I915_MAX_WA_REGS 16
1983 1984 1985 1986

struct i915_workarounds {
	struct i915_wa_reg reg[I915_MAX_WA_REGS];
	u32 count;
1987
	u32 hw_whitelist_count[I915_NUM_ENGINES];
1988 1989
};

1990 1991
struct i915_virtual_gpu {
	bool active;
1992
	u32 caps;
1993 1994
};

1995 1996 1997 1998 1999 2000 2001
/* used in computing the new watermarks state */
struct intel_wm_config {
	unsigned int num_pipes_active;
	bool sprites_enabled;
	bool sprites_scaled;
};

2002 2003 2004 2005 2006
struct i915_oa_format {
	u32 format;
	int size;
};

2007 2008 2009 2010 2011
struct i915_oa_reg {
	i915_reg_t addr;
	u32 value;
};

2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025
struct i915_oa_config {
	char uuid[UUID_STRING_LEN + 1];
	int id;

	const struct i915_oa_reg *mux_regs;
	u32 mux_regs_len;
	const struct i915_oa_reg *b_counter_regs;
	u32 b_counter_regs_len;
	const struct i915_oa_reg *flex_regs;
	u32 flex_regs_len;

	struct attribute_group sysfs_metric;
	struct attribute *attrs[2];
	struct device_attribute sysfs_metric_id;
2026 2027

	atomic_t ref_count;
2028 2029
};

2030 2031
struct i915_perf_stream;

2032 2033 2034
/**
 * struct i915_perf_stream_ops - the OPs to support a specific stream type
 */
2035
struct i915_perf_stream_ops {
2036 2037 2038 2039
	/**
	 * @enable: Enables the collection of HW samples, either in response to
	 * `I915_PERF_IOCTL_ENABLE` or implicitly called when stream is opened
	 * without `I915_PERF_FLAG_DISABLED`.
2040 2041 2042
	 */
	void (*enable)(struct i915_perf_stream *stream);

2043 2044 2045 2046
	/**
	 * @disable: Disables the collection of HW samples, either in response
	 * to `I915_PERF_IOCTL_DISABLE` or implicitly called before destroying
	 * the stream.
2047 2048 2049
	 */
	void (*disable)(struct i915_perf_stream *stream);

2050 2051
	/**
	 * @poll_wait: Call poll_wait, passing a wait queue that will be woken
2052 2053 2054 2055 2056 2057
	 * once there is something ready to read() for the stream
	 */
	void (*poll_wait)(struct i915_perf_stream *stream,
			  struct file *file,
			  poll_table *wait);

2058 2059 2060
	/**
	 * @wait_unlocked: For handling a blocking read, wait until there is
	 * something to ready to read() for the stream. E.g. wait on the same
2061
	 * wait queue that would be passed to poll_wait().
2062 2063 2064
	 */
	int (*wait_unlocked)(struct i915_perf_stream *stream);

2065 2066 2067 2068 2069 2070 2071
	/**
	 * @read: Copy buffered metrics as records to userspace
	 * **buf**: the userspace, destination buffer
	 * **count**: the number of bytes to copy, requested by userspace
	 * **offset**: zero at the start of the read, updated as the read
	 * proceeds, it represents how many bytes have been copied so far and
	 * the buffer offset for copying the next record.
2072
	 *
2073 2074
	 * Copy as many buffered i915 perf samples and records for this stream
	 * to userspace as will fit in the given buffer.
2075
	 *
2076 2077
	 * Only write complete records; returning -%ENOSPC if there isn't room
	 * for a complete record.
2078
	 *
2079 2080 2081
	 * Return any error condition that results in a short read such as
	 * -%ENOSPC or -%EFAULT, even though these may be squashed before
	 * returning to userspace.
2082 2083 2084 2085 2086 2087
	 */
	int (*read)(struct i915_perf_stream *stream,
		    char __user *buf,
		    size_t count,
		    size_t *offset);

2088 2089
	/**
	 * @destroy: Cleanup any stream specific resources.
2090 2091 2092 2093 2094 2095
	 *
	 * The stream will always be disabled before this is called.
	 */
	void (*destroy)(struct i915_perf_stream *stream);
};

2096 2097 2098
/**
 * struct i915_perf_stream - state for a single open stream FD
 */
2099
struct i915_perf_stream {
2100 2101 2102
	/**
	 * @dev_priv: i915 drm device
	 */
2103 2104
	struct drm_i915_private *dev_priv;

2105 2106 2107
	/**
	 * @link: Links the stream into ``&drm_i915_private->streams``
	 */
2108 2109
	struct list_head link;

2110 2111 2112 2113 2114
	/**
	 * @sample_flags: Flags representing the `DRM_I915_PERF_PROP_SAMPLE_*`
	 * properties given when opening a stream, representing the contents
	 * of a single sample as read() by userspace.
	 */
2115
	u32 sample_flags;
2116 2117 2118 2119 2120 2121

	/**
	 * @sample_size: Considering the configured contents of a sample
	 * combined with the required header size, this is the total size
	 * of a single sample record.
	 */
2122
	int sample_size;
2123

2124 2125 2126 2127
	/**
	 * @ctx: %NULL if measuring system-wide across all contexts or a
	 * specific context that is being monitored.
	 */
2128
	struct i915_gem_context *ctx;
2129 2130 2131 2132 2133 2134

	/**
	 * @enabled: Whether the stream is currently enabled, considering
	 * whether the stream was opened in a disabled state and based
	 * on `I915_PERF_IOCTL_ENABLE` and `I915_PERF_IOCTL_DISABLE` calls.
	 */
2135 2136
	bool enabled;

2137 2138 2139 2140
	/**
	 * @ops: The callbacks providing the implementation of this specific
	 * type of configured stream.
	 */
2141
	const struct i915_perf_stream_ops *ops;
2142 2143 2144 2145 2146

	/**
	 * @oa_config: The OA configuration used by the stream.
	 */
	struct i915_oa_config *oa_config;
2147 2148
};

2149 2150 2151
/**
 * struct i915_oa_ops - Gen specific implementation of an OA unit stream
 */
2152
struct i915_oa_ops {
2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171
	/**
	 * @is_valid_b_counter_reg: Validates register's address for
	 * programming boolean counters for a particular platform.
	 */
	bool (*is_valid_b_counter_reg)(struct drm_i915_private *dev_priv,
				       u32 addr);

	/**
	 * @is_valid_mux_reg: Validates register's address for programming mux
	 * for a particular platform.
	 */
	bool (*is_valid_mux_reg)(struct drm_i915_private *dev_priv, u32 addr);

	/**
	 * @is_valid_flex_reg: Validates register's address for programming
	 * flex EU filtering for a particular platform.
	 */
	bool (*is_valid_flex_reg)(struct drm_i915_private *dev_priv, u32 addr);

2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186
	/**
	 * @init_oa_buffer: Resets the head and tail pointers of the
	 * circular buffer for periodic OA reports.
	 *
	 * Called when first opening a stream for OA metrics, but also may be
	 * called in response to an OA buffer overflow or other error
	 * condition.
	 *
	 * Note it may be necessary to clear the full OA buffer here as part of
	 * maintaining the invariable that new reports must be written to
	 * zeroed memory for us to be able to reliable detect if an expected
	 * report has not yet landed in memory.  (At least on Haswell the OA
	 * buffer tail pointer is not synchronized with reports being visible
	 * to the CPU)
	 */
2187
	void (*init_oa_buffer)(struct drm_i915_private *dev_priv);
2188

2189 2190 2191 2192
	/**
	 * @enable_metric_set: Selects and applies any MUX configuration to set
	 * up the Boolean and Custom (B/C) counters that are part of the
	 * counter reports being sampled. May apply system constraints such as
2193 2194
	 * disabling EU clock gating as required.
	 */
2195 2196
	int (*enable_metric_set)(struct drm_i915_private *dev_priv,
				 const struct i915_oa_config *oa_config);
2197 2198 2199 2200 2201

	/**
	 * @disable_metric_set: Remove system constraints associated with using
	 * the OA unit.
	 */
2202
	void (*disable_metric_set)(struct drm_i915_private *dev_priv);
2203 2204 2205 2206

	/**
	 * @oa_enable: Enable periodic sampling
	 */
2207
	void (*oa_enable)(struct drm_i915_private *dev_priv);
2208 2209 2210 2211

	/**
	 * @oa_disable: Disable periodic sampling
	 */
2212
	void (*oa_disable)(struct drm_i915_private *dev_priv);
2213 2214 2215 2216 2217

	/**
	 * @read: Copy data from the circular OA buffer into a given userspace
	 * buffer.
	 */
2218 2219 2220 2221
	int (*read)(struct i915_perf_stream *stream,
		    char __user *buf,
		    size_t count,
		    size_t *offset);
2222 2223

	/**
2224
	 * @oa_hw_tail_read: read the OA tail pointer register
2225
	 *
2226 2227 2228
	 * In particular this enables us to share all the fiddly code for
	 * handling the OA unit tail pointer race that affects multiple
	 * generations.
2229
	 */
2230
	u32 (*oa_hw_tail_read)(struct drm_i915_private *dev_priv);
2231 2232
};

2233 2234
struct intel_cdclk_state {
	unsigned int cdclk, vco, ref;
2235
	u8 voltage_level;
2236 2237
};

2238
struct drm_i915_private {
2239 2240
	struct drm_device drm;

2241
	struct kmem_cache *objects;
2242
	struct kmem_cache *vmas;
2243
	struct kmem_cache *luts;
2244
	struct kmem_cache *requests;
2245
	struct kmem_cache *dependencies;
2246
	struct kmem_cache *priorities;
2247

2248
	const struct intel_device_info info;
2249 2250 2251

	void __iomem *regs;

2252
	struct intel_uncore uncore;
2253

2254 2255
	struct i915_virtual_gpu vgpu;

2256
	struct intel_gvt *gvt;
2257

2258
	struct intel_huc huc;
2259 2260
	struct intel_guc guc;

2261 2262
	struct intel_csr csr;

2263
	struct intel_gmbus gmbus[GMBUS_NUM_PINS];
2264

2265 2266 2267 2268 2269 2270 2271 2272 2273
	/** gmbus_mutex protects against concurrent usage of the single hw gmbus
	 * controller on different i2c buses. */
	struct mutex gmbus_mutex;

	/**
	 * Base address of the gmbus and gpio block.
	 */
	uint32_t gpio_mmio_base;

2274 2275 2276
	/* MMIO base address for MIPI regs */
	uint32_t mipi_mmio_base;

2277 2278
	uint32_t psr_mmio_base;

2279 2280
	uint32_t pps_mmio_base;

2281 2282
	wait_queue_head_t gmbus_wait_queue;

2283
	struct pci_dev *bridge_dev;
2284
	struct intel_engine_cs *engine[I915_NUM_ENGINES];
2285 2286 2287 2288
	/* Context used internally to idle the GPU and setup initial state */
	struct i915_gem_context *kernel_context;
	/* Context only to be used for injecting preemption commands */
	struct i915_gem_context *preempt_context;
2289
	struct i915_vma *semaphore;
2290

2291
	struct drm_dma_handle *status_page_dmah;
2292 2293 2294 2295 2296
	struct resource mch_res;

	/* protects the irq masks */
	spinlock_t irq_lock;

2297 2298
	bool display_irqs_enabled;

2299 2300 2301
	/* To control wakeup latency, e.g. for irq-driven dp aux transfers. */
	struct pm_qos_request pm_qos;

V
Ville Syrjälä 已提交
2302 2303
	/* Sideband mailbox protection */
	struct mutex sb_lock;
2304 2305

	/** Cached value of IMR to avoid reads in updating the bitfield */
2306 2307 2308 2309
	union {
		u32 irq_mask;
		u32 de_irq_mask[I915_MAX_PIPES];
	};
2310
	u32 gt_irq_mask;
2311 2312
	u32 pm_imr;
	u32 pm_ier;
2313
	u32 pm_rps_events;
2314
	u32 pm_guc_events;
2315
	u32 pipestat_irq_mask[I915_MAX_PIPES];
2316

2317
	struct i915_hotplug hotplug;
2318
	struct intel_fbc fbc;
2319
	struct i915_drrs drrs;
2320
	struct intel_opregion opregion;
2321
	struct intel_vbt_data vbt;
2322

2323 2324
	bool preserve_bios_swizzle;

2325 2326 2327
	/* overlay */
	struct intel_overlay *overlay;

2328
	/* backlight registers and fields in struct intel_panel */
2329
	struct mutex backlight_lock;
2330

2331 2332 2333
	/* LVDS info */
	bool no_aux_handshake;

V
Ville Syrjälä 已提交
2334 2335 2336
	/* protects panel power sequencer state */
	struct mutex pps_mutex;

2337 2338 2339 2340
	struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
	int num_fence_regs; /* 8 on pre-965, 16 otherwise */

	unsigned int fsb_freq, mem_freq, is_ddr3;
2341
	unsigned int skl_preferred_vco_freq;
2342
	unsigned int max_cdclk_freq;
2343

M
Mika Kahola 已提交
2344
	unsigned int max_dotclk_freq;
2345
	unsigned int rawclk_freq;
2346
	unsigned int hpll_freq;
2347
	unsigned int czclk_freq;
2348

2349
	struct {
2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363
		/*
		 * The current logical cdclk state.
		 * See intel_atomic_state.cdclk.logical
		 *
		 * For reading holding any crtc lock is sufficient,
		 * for writing must hold all of them.
		 */
		struct intel_cdclk_state logical;
		/*
		 * The current actual cdclk state.
		 * See intel_atomic_state.cdclk.actual
		 */
		struct intel_cdclk_state actual;
		/* The current hardware cdclk state */
2364 2365
		struct intel_cdclk_state hw;
	} cdclk;
2366

2367 2368 2369 2370 2371 2372 2373
	/**
	 * wq - Driver workqueue for GEM.
	 *
	 * NOTE: Work items scheduled here are not allowed to grab any modeset
	 * locks, for otherwise the flushing done in the pageflip code will
	 * result in deadlocks.
	 */
2374 2375 2376 2377 2378 2379 2380
	struct workqueue_struct *wq;

	/* Display functions */
	struct drm_i915_display_funcs display;

	/* PCH chipset type */
	enum intel_pch pch_type;
2381
	unsigned short pch_id;
2382 2383 2384

	unsigned long quirks;

2385 2386
	enum modeset_restore modeset_restore;
	struct mutex modeset_restore_lock;
2387
	struct drm_atomic_state *modeset_restore_state;
2388
	struct drm_modeset_acquire_ctx reset_ctx;
2389

2390
	struct list_head vm_list; /* Global list of all address spaces */
2391
	struct i915_ggtt ggtt; /* VM representing the global address space */
B
Ben Widawsky 已提交
2392

2393
	struct i915_gem_mm mm;
2394 2395
	DECLARE_HASHTABLE(mm_structs, 7);
	struct mutex mm_lock;
2396

2397 2398
	struct intel_ppat ppat;

2399 2400
	/* Kernel Modesetting */

2401 2402
	struct intel_crtc *plane_to_crtc_mapping[I915_MAX_PIPES];
	struct intel_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES];
2403

2404 2405 2406 2407
#ifdef CONFIG_DEBUG_FS
	struct intel_pipe_crc pipe_crc[I915_MAX_PIPES];
#endif

2408
	/* dpll and cdclk state is protected by connection_mutex */
D
Daniel Vetter 已提交
2409 2410
	int num_shared_dpll;
	struct intel_shared_dpll shared_dplls[I915_NUM_PLLS];
2411
	const struct intel_dpll_mgr *dpll_mgr;
2412

2413 2414 2415 2416 2417 2418 2419
	/*
	 * dpll_lock serializes intel_{prepare,enable,disable}_shared_dpll.
	 * Must be global rather than per dpll, because on some platforms
	 * plls share registers.
	 */
	struct mutex dpll_lock;

2420
	unsigned int active_crtcs;
2421 2422
	/* minimum acceptable cdclk for each pipe */
	int min_cdclk[I915_MAX_PIPES];
2423 2424
	/* minimum acceptable voltage level for each pipe */
	u8 min_voltage_level[I915_MAX_PIPES];
2425

2426
	int dpio_phy_iosf_port[I915_NUM_PHYS_VLV];
2427

2428
	struct i915_workarounds workarounds;
2429

2430 2431
	struct i915_frontbuffer_tracking fb_tracking;

2432 2433 2434 2435 2436
	struct intel_atomic_helper {
		struct llist_head free_list;
		struct work_struct free_work;
	} atomic_helper;

2437
	u16 orig_clock;
2438

2439
	bool mchbar_need_disable;
2440

2441 2442
	struct intel_l3_parity l3_parity;

B
Ben Widawsky 已提交
2443
	/* Cannot be determined by PCIID. You must always read a register. */
2444
	u32 edram_cap;
B
Ben Widawsky 已提交
2445

2446 2447 2448 2449 2450 2451 2452 2453
	/*
	 * Protects RPS/RC6 register access and PCU communication.
	 * Must be taken after struct_mutex if nested. Note that
	 * this lock may be held for long periods of time when
	 * talking to hw - so only take it when talking to hw!
	 */
	struct mutex pcu_lock;

2454 2455
	/* gen6+ GT PM state */
	struct intel_gen6_power_mgmt gt_pm;
2456

2457 2458
	/* ilk-only ips/rps state. Everything in here is protected by the global
	 * mchdev_lock in intel_pm.c */
2459
	struct intel_ilk_power_mgmt ips;
2460

2461
	struct i915_power_domains power_domains;
2462

R
Rodrigo Vivi 已提交
2463
	struct i915_psr psr;
2464

2465
	struct i915_gpu_error gpu_error;
2466

2467 2468
	struct drm_i915_gem_object *vlv_pctx;

2469 2470
	/* list of fbdev register on this device */
	struct intel_fbdev *fbdev;
2471
	struct work_struct fbdev_suspend_work;
2472 2473

	struct drm_property *broadcast_rgb_property;
2474
	struct drm_property *force_audio_property;
2475

I
Imre Deak 已提交
2476
	/* hda/i915 audio component */
2477
	struct i915_audio_component *audio_component;
I
Imre Deak 已提交
2478
	bool audio_component_registered;
2479 2480 2481 2482 2483
	/**
	 * av_mutex - mutex for audio/video sync
	 *
	 */
	struct mutex av_mutex;
I
Imre Deak 已提交
2484

2485 2486
	struct {
		struct list_head list;
2487 2488
		struct llist_head free_list;
		struct work_struct free_work;
2489 2490 2491 2492 2493 2494 2495 2496

		/* The hw wants to have a stable context identifier for the
		 * lifetime of the context (for OA, PASID, faults, etc).
		 * This is limited in execlists to 21 bits.
		 */
		struct ida hw_ida;
#define MAX_CONTEXT_HW_ID (1<<21) /* exclusive */
	} contexts;
2497

2498
	u32 fdi_rx_config;
2499

2500
	/* Shadow for DISPLAY_PHY_CONTROL which can't be safely read */
2501
	u32 chv_phy_control;
2502 2503 2504 2505 2506 2507
	/*
	 * Shadows for CHV DPLL_MD regs to keep the state
	 * checker somewhat working in the presence hardware
	 * crappiness (can't read out DPLL_MD for pipes B & C).
	 */
	u32 chv_dpll_md[I915_MAX_PIPES];
2508
	u32 bxt_phy_grc;
2509

2510
	u32 suspend_count;
2511
	bool suspended_to_idle;
2512
	struct i915_suspend_saved_registers regfile;
2513
	struct vlv_s0ix_state vlv_s0ix_state;
2514

2515
	enum {
2516 2517 2518 2519 2520
		I915_SAGV_UNKNOWN = 0,
		I915_SAGV_DISABLED,
		I915_SAGV_ENABLED,
		I915_SAGV_NOT_CONTROLLED
	} sagv_status;
2521

2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533
	struct {
		/*
		 * Raw watermark latency values:
		 * in 0.1us units for WM0,
		 * in 0.5us units for WM1+.
		 */
		/* primary */
		uint16_t pri_latency[5];
		/* sprite */
		uint16_t spr_latency[5];
		/* cursor */
		uint16_t cur_latency[5];
2534 2535 2536 2537 2538 2539
		/*
		 * Raw watermark memory latency values
		 * for SKL for all 8 levels
		 * in 1us units.
		 */
		uint16_t skl_latency[8];
2540 2541

		/* current hardware state */
2542 2543 2544
		union {
			struct ilk_wm_values hw;
			struct skl_wm_values skl_hw;
2545
			struct vlv_wm_values vlv;
2546
			struct g4x_wm_values g4x;
2547
		};
2548 2549

		uint8_t max_level;
2550 2551 2552 2553 2554 2555 2556

		/*
		 * Should be held around atomic WM register writing; also
		 * protects * intel_crtc->wm.active and
		 * cstate->wm.need_postvbl_update.
		 */
		struct mutex wm_mutex;
2557 2558 2559 2560 2561 2562 2563

		/*
		 * Set during HW readout of watermarks/DDB.  Some platforms
		 * need to know when we're still using BIOS-provided values
		 * (which we don't fully trust).
		 */
		bool distrust_bios_wm;
2564 2565
	} wm;

2566
	struct i915_runtime_pm runtime_pm;
2567

2568 2569
	struct {
		bool initialized;
2570

2571
		struct kobject *metrics_kobj;
2572
		struct ctl_table_header *sysctl_header;
2573

2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589
		/*
		 * Lock associated with adding/modifying/removing OA configs
		 * in dev_priv->perf.metrics_idr.
		 */
		struct mutex metrics_lock;

		/*
		 * List of dynamic configurations, you need to hold
		 * dev_priv->perf.metrics_lock to access it.
		 */
		struct idr metrics_idr;

		/*
		 * Lock associated with anything below within this structure
		 * except exclusive_stream.
		 */
2590 2591
		struct mutex lock;
		struct list_head streams;
2592 2593

		struct {
2594 2595 2596 2597 2598 2599
			/*
			 * The stream currently using the OA unit. If accessed
			 * outside a syscall associated to its file
			 * descriptor, you need to hold
			 * dev_priv->drm.struct_mutex.
			 */
2600 2601 2602 2603 2604 2605 2606 2607
			struct i915_perf_stream *exclusive_stream;

			u32 specific_ctx_id;

			struct hrtimer poll_check_timer;
			wait_queue_head_t poll_wq;
			bool pollin;

2608 2609 2610 2611 2612 2613
			/**
			 * For rate limiting any notifications of spurious
			 * invalid OA reports
			 */
			struct ratelimit_state spurious_report_rs;

2614 2615
			bool periodic;
			int period_exponent;
2616
			int timestamp_frequency;
2617

2618
			struct i915_oa_config test_config;
2619 2620 2621 2622

			struct {
				struct i915_vma *vma;
				u8 *vaddr;
2623
				u32 last_ctx_id;
2624 2625
				int format;
				int format_size;
2626

2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679
				/**
				 * Locks reads and writes to all head/tail state
				 *
				 * Consider: the head and tail pointer state
				 * needs to be read consistently from a hrtimer
				 * callback (atomic context) and read() fop
				 * (user context) with tail pointer updates
				 * happening in atomic context and head updates
				 * in user context and the (unlikely)
				 * possibility of read() errors needing to
				 * reset all head/tail state.
				 *
				 * Note: Contention or performance aren't
				 * currently a significant concern here
				 * considering the relatively low frequency of
				 * hrtimer callbacks (5ms period) and that
				 * reads typically only happen in response to a
				 * hrtimer event and likely complete before the
				 * next callback.
				 *
				 * Note: This lock is not held *while* reading
				 * and copying data to userspace so the value
				 * of head observed in htrimer callbacks won't
				 * represent any partial consumption of data.
				 */
				spinlock_t ptr_lock;

				/**
				 * One 'aging' tail pointer and one 'aged'
				 * tail pointer ready to used for reading.
				 *
				 * Initial values of 0xffffffff are invalid
				 * and imply that an update is required
				 * (and should be ignored by an attempted
				 * read)
				 */
				struct {
					u32 offset;
				} tails[2];

				/**
				 * Index for the aged tail ready to read()
				 * data up to.
				 */
				unsigned int aged_tail_idx;

				/**
				 * A monotonic timestamp for when the current
				 * aging tail pointer was read; used to
				 * determine when it is old enough to trust.
				 */
				u64 aging_timestamp;

2680 2681 2682 2683 2684 2685 2686 2687 2688 2689
				/**
				 * Although we can always read back the head
				 * pointer register, we prefer to avoid
				 * trusting the HW state, just to avoid any
				 * risk that some hardware condition could
				 * somehow bump the head pointer unpredictably
				 * and cause us to forward the wrong OA buffer
				 * data to userspace.
				 */
				u32 head;
2690 2691 2692
			} oa_buffer;

			u32 gen7_latched_oastatus1;
2693 2694 2695 2696 2697 2698 2699 2700 2701
			u32 ctx_oactxctrl_offset;
			u32 ctx_flexeu0_offset;

			/**
			 * The RPT_ID/reason field for Gen8+ includes a bit
			 * to determine if the CTX ID in the report is valid
			 * but the specific bit differs between Gen 8 and 9
			 */
			u32 gen8_valid_ctx_bit;
2702 2703 2704

			struct i915_oa_ops ops;
			const struct i915_oa_format *oa_formats;
2705
		} oa;
2706 2707
	} perf;

2708 2709
	/* Abstract the submission mechanism (legacy ringbuffer or execlists) away */
	struct {
2710
		void (*resume)(struct drm_i915_private *);
2711
		void (*cleanup_engine)(struct intel_engine_cs *engine);
2712

2713 2714
		struct list_head timelines;
		struct i915_gem_timeline global_timeline;
2715
		u32 active_requests;
2716

2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742
		/**
		 * Is the GPU currently considered idle, or busy executing
		 * userspace requests? Whilst idle, we allow runtime power
		 * management to power down the hardware and display clocks.
		 * In order to reduce the effect on performance, there
		 * is a slight delay before we do so.
		 */
		bool awake;

		/**
		 * We leave the user IRQ off as much as possible,
		 * but this means that requests will finish and never
		 * be retired once the system goes idle. Set a timer to
		 * fire periodically while the ring is running. When it
		 * fires, go retire requests.
		 */
		struct delayed_work retire_work;

		/**
		 * When we detect an idle GPU, we want to turn on
		 * powersaving features. So once we see that there
		 * are no more requests outstanding and no more
		 * arrive within a small period of time, we fire
		 * off the idle_work.
		 */
		struct delayed_work idle_work;
2743 2744

		ktime_t last_init_time;
2745 2746
	} gt;

2747 2748 2749
	/* perform PHY state sanity checks? */
	bool chv_phy_assert[2];

M
Mahesh Kumar 已提交
2750 2751
	bool ipc_enabled;

2752 2753
	/* Used to save the pipe-to-encoder mapping for audio */
	struct intel_encoder *av_enc_map[I915_MAX_PIPES];
2754

2755 2756 2757 2758 2759 2760
	/* necessary resource sharing with HDMI LPE audio driver. */
	struct {
		struct platform_device *platdev;
		int	irq;
	} lpe_audio;

2761 2762 2763 2764
	/*
	 * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch
	 * will be rejected. Instead look for a better place.
	 */
2765
};
L
Linus Torvalds 已提交
2766

2767 2768
static inline struct drm_i915_private *to_i915(const struct drm_device *dev)
{
2769
	return container_of(dev, struct drm_i915_private, drm);
2770 2771
}

2772
static inline struct drm_i915_private *kdev_to_i915(struct device *kdev)
I
Imre Deak 已提交
2773
{
2774
	return to_i915(dev_get_drvdata(kdev));
I
Imre Deak 已提交
2775 2776
}

2777 2778 2779 2780 2781
static inline struct drm_i915_private *guc_to_i915(struct intel_guc *guc)
{
	return container_of(guc, struct drm_i915_private, guc);
}

A
Arkadiusz Hiler 已提交
2782 2783 2784 2785 2786
static inline struct drm_i915_private *huc_to_i915(struct intel_huc *huc)
{
	return container_of(huc, struct drm_i915_private, huc);
}

2787
/* Simple iterator over all initialised engines */
2788 2789 2790 2791 2792
#define for_each_engine(engine__, dev_priv__, id__) \
	for ((id__) = 0; \
	     (id__) < I915_NUM_ENGINES; \
	     (id__)++) \
		for_each_if ((engine__) = (dev_priv__)->engine[(id__)])
2793 2794

/* Iterator over subset of engines selected by mask */
2795 2796
#define for_each_engine_masked(engine__, dev_priv__, mask__, tmp__) \
	for (tmp__ = mask__ & INTEL_INFO(dev_priv__)->ring_mask;	\
2797
	     tmp__ ? (engine__ = (dev_priv__)->engine[__mask_next_bit(tmp__)]), 1 : 0; )
2798

2799 2800 2801 2802 2803 2804 2805
enum hdmi_force_audio {
	HDMI_AUDIO_OFF_DVI = -2,	/* no aux data for HDMI-DVI converter */
	HDMI_AUDIO_OFF,			/* force turn off HDMI audio */
	HDMI_AUDIO_AUTO,		/* trust EDID */
	HDMI_AUDIO_ON,			/* force turn on HDMI audio */
};

2806
#define I915_GTT_OFFSET_NONE ((u32)-1)
2807

2808 2809
/*
 * Frontbuffer tracking bits. Set in obj->frontbuffer_bits while a gem bo is
2810
 * considered to be the frontbuffer for the given plane interface-wise. This
2811 2812 2813 2814 2815
 * doesn't mean that the hw necessarily already scans it out, but that any
 * rendering (by the cpu or gpu) will land in the frontbuffer eventually.
 *
 * We have one bit per pipe and per scanout plane type.
 */
2816 2817
#define INTEL_MAX_SPRITE_BITS_PER_PIPE 5
#define INTEL_FRONTBUFFER_BITS_PER_PIPE 8
2818 2819 2820
#define INTEL_FRONTBUFFER_PRIMARY(pipe) \
	(1 << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))
#define INTEL_FRONTBUFFER_CURSOR(pipe) \
2821 2822 2823
	(1 << (1 + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
#define INTEL_FRONTBUFFER_SPRITE(pipe, plane) \
	(1 << (2 + plane + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
2824
#define INTEL_FRONTBUFFER_OVERLAY(pipe) \
2825
	(1 << (2 + INTEL_MAX_SPRITE_BITS_PER_PIPE + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
2826
#define INTEL_FRONTBUFFER_ALL_MASK(pipe) \
2827
	(0xff << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))
2828

2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854
/*
 * Optimised SGL iterator for GEM objects
 */
static __always_inline struct sgt_iter {
	struct scatterlist *sgp;
	union {
		unsigned long pfn;
		dma_addr_t dma;
	};
	unsigned int curr;
	unsigned int max;
} __sgt_iter(struct scatterlist *sgl, bool dma) {
	struct sgt_iter s = { .sgp = sgl };

	if (s.sgp) {
		s.max = s.curr = s.sgp->offset;
		s.max += s.sgp->length;
		if (dma)
			s.dma = sg_dma_address(s.sgp);
		else
			s.pfn = page_to_pfn(sg_page(s.sgp));
	}

	return s;
}

2855 2856 2857 2858 2859 2860 2861 2862
static inline struct scatterlist *____sg_next(struct scatterlist *sg)
{
	++sg;
	if (unlikely(sg_is_chain(sg)))
		sg = sg_chain_ptr(sg);
	return sg;
}

2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876
/**
 * __sg_next - return the next scatterlist entry in a list
 * @sg:		The current sg entry
 *
 * Description:
 *   If the entry is the last, return NULL; otherwise, step to the next
 *   element in the array (@sg@+1). If that's a chain pointer, follow it;
 *   otherwise just return the pointer to the current element.
 **/
static inline struct scatterlist *__sg_next(struct scatterlist *sg)
{
#ifdef CONFIG_DEBUG_SG
	BUG_ON(sg->sg_magic != SG_MAGIC);
#endif
2877
	return sg_is_last(sg) ? NULL : ____sg_next(sg);
2878 2879
}

2880 2881 2882 2883 2884 2885 2886 2887 2888
/**
 * for_each_sgt_dma - iterate over the DMA addresses of the given sg_table
 * @__dmap:	DMA address (output)
 * @__iter:	'struct sgt_iter' (iterator state, internal)
 * @__sgt:	sg_table to iterate over (input)
 */
#define for_each_sgt_dma(__dmap, __iter, __sgt)				\
	for ((__iter) = __sgt_iter((__sgt)->sgl, true);			\
	     ((__dmap) = (__iter).dma + (__iter).curr);			\
2889 2890
	     (((__iter).curr += PAGE_SIZE) >= (__iter).max) ?		\
	     (__iter) = __sgt_iter(__sg_next((__iter).sgp), true), 0 : 0)
2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901

/**
 * for_each_sgt_page - iterate over the pages of the given sg_table
 * @__pp:	page pointer (output)
 * @__iter:	'struct sgt_iter' (iterator state, internal)
 * @__sgt:	sg_table to iterate over (input)
 */
#define for_each_sgt_page(__pp, __iter, __sgt)				\
	for ((__iter) = __sgt_iter((__sgt)->sgl, false);		\
	     ((__pp) = (__iter).pfn == 0 ? NULL :			\
	      pfn_to_page((__iter).pfn + ((__iter).curr >> PAGE_SHIFT))); \
2902 2903
	     (((__iter).curr += PAGE_SIZE) >= (__iter).max) ?		\
	     (__iter) = __sgt_iter(__sg_next((__iter).sgp), false), 0 : 0)
2904

2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919
static inline unsigned int i915_sg_page_sizes(struct scatterlist *sg)
{
	unsigned int page_sizes;

	page_sizes = 0;
	while (sg) {
		GEM_BUG_ON(sg->offset);
		GEM_BUG_ON(!IS_ALIGNED(sg->length, PAGE_SIZE));
		page_sizes |= sg->length;
		sg = __sg_next(sg);
	}

	return page_sizes;
}

2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934
static inline unsigned int i915_sg_segment_size(void)
{
	unsigned int size = swiotlb_max_segment();

	if (size == 0)
		return SCATTERLIST_MAX_SEGMENT;

	size = rounddown(size, PAGE_SIZE);
	/* swiotlb_max_segment_size can return 1 byte when it means one page. */
	if (size < PAGE_SIZE)
		size = PAGE_SIZE;

	return size;
}

2935 2936 2937 2938 2939 2940 2941
static inline const struct intel_device_info *
intel_info(const struct drm_i915_private *dev_priv)
{
	return &dev_priv->info;
}

#define INTEL_INFO(dev_priv)	intel_info((dev_priv))
2942

2943
#define INTEL_GEN(dev_priv)	((dev_priv)->info.gen)
2944
#define INTEL_DEVID(dev_priv)	((dev_priv)->info.device_id)
2945

2946
#define REVID_FOREVER		0xff
2947
#define INTEL_REVID(dev_priv)	((dev_priv)->drm.pdev->revision)
2948 2949

#define GEN_FOREVER (0)
2950 2951 2952 2953 2954 2955 2956 2957

#define INTEL_GEN_MASK(s, e) ( \
	BUILD_BUG_ON_ZERO(!__builtin_constant_p(s)) + \
	BUILD_BUG_ON_ZERO(!__builtin_constant_p(e)) + \
	GENMASK((e) != GEN_FOREVER ? (e) - 1 : BITS_PER_LONG - 1, \
		(s) != GEN_FOREVER ? (s) - 1 : 0) \
)

2958 2959 2960 2961 2962
/*
 * Returns true if Gen is in inclusive range [Start, End].
 *
 * Use GEN_FOREVER for unbound start and or end.
 */
2963 2964
#define IS_GEN(dev_priv, s, e) \
	(!!((dev_priv)->info.gen_mask & INTEL_GEN_MASK((s), (e))))
2965

2966 2967 2968 2969 2970 2971 2972 2973
/*
 * Return true if revision is in range [since,until] inclusive.
 *
 * Use 0 for open-ended since, and REVID_FOREVER for open-ended until.
 */
#define IS_REVID(p, since, until) \
	(INTEL_REVID(p) >= (since) && INTEL_REVID(p) <= (until))

2974
#define IS_PLATFORM(dev_priv, p) ((dev_priv)->info.platform_mask & BIT(p))
T
Tvrtko Ursulin 已提交
2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987

#define IS_I830(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I830)
#define IS_I845G(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I845G)
#define IS_I85X(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I85X)
#define IS_I865G(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I865G)
#define IS_I915G(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I915G)
#define IS_I915GM(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I915GM)
#define IS_I945G(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I945G)
#define IS_I945GM(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I945GM)
#define IS_I965G(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I965G)
#define IS_I965GM(dev_priv)	IS_PLATFORM(dev_priv, INTEL_I965GM)
#define IS_G45(dev_priv)	IS_PLATFORM(dev_priv, INTEL_G45)
#define IS_GM45(dev_priv)	IS_PLATFORM(dev_priv, INTEL_GM45)
2988
#define IS_G4X(dev_priv)	(IS_G45(dev_priv) || IS_GM45(dev_priv))
2989 2990
#define IS_PINEVIEW_G(dev_priv)	(INTEL_DEVID(dev_priv) == 0xa001)
#define IS_PINEVIEW_M(dev_priv)	(INTEL_DEVID(dev_priv) == 0xa011)
T
Tvrtko Ursulin 已提交
2991 2992
#define IS_PINEVIEW(dev_priv)	IS_PLATFORM(dev_priv, INTEL_PINEVIEW)
#define IS_G33(dev_priv)	IS_PLATFORM(dev_priv, INTEL_G33)
2993
#define IS_IRONLAKE_M(dev_priv)	(INTEL_DEVID(dev_priv) == 0x0046)
T
Tvrtko Ursulin 已提交
2994
#define IS_IVYBRIDGE(dev_priv)	IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)
2995 2996
#define IS_IVB_GT1(dev_priv)	(IS_IVYBRIDGE(dev_priv) && \
				 (dev_priv)->info.gt == 1)
T
Tvrtko Ursulin 已提交
2997 2998 2999 3000 3001 3002 3003 3004 3005 3006
#define IS_VALLEYVIEW(dev_priv)	IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)
#define IS_CHERRYVIEW(dev_priv)	IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)
#define IS_HASWELL(dev_priv)	IS_PLATFORM(dev_priv, INTEL_HASWELL)
#define IS_BROADWELL(dev_priv)	IS_PLATFORM(dev_priv, INTEL_BROADWELL)
#define IS_SKYLAKE(dev_priv)	IS_PLATFORM(dev_priv, INTEL_SKYLAKE)
#define IS_BROXTON(dev_priv)	IS_PLATFORM(dev_priv, INTEL_BROXTON)
#define IS_KABYLAKE(dev_priv)	IS_PLATFORM(dev_priv, INTEL_KABYLAKE)
#define IS_GEMINILAKE(dev_priv)	IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)
#define IS_COFFEELAKE(dev_priv)	IS_PLATFORM(dev_priv, INTEL_COFFEELAKE)
#define IS_CANNONLAKE(dev_priv)	IS_PLATFORM(dev_priv, INTEL_CANNONLAKE)
3007
#define IS_MOBILE(dev_priv)	((dev_priv)->info.is_mobile)
3008 3009 3010 3011 3012 3013
#define IS_HSW_EARLY_SDV(dev_priv) (IS_HASWELL(dev_priv) && \
				    (INTEL_DEVID(dev_priv) & 0xFF00) == 0x0C00)
#define IS_BDW_ULT(dev_priv)	(IS_BROADWELL(dev_priv) && \
				 ((INTEL_DEVID(dev_priv) & 0xf) == 0x6 ||	\
				 (INTEL_DEVID(dev_priv) & 0xf) == 0xb ||	\
				 (INTEL_DEVID(dev_priv) & 0xf) == 0xe))
V
Ville Syrjälä 已提交
3014
/* ULX machines are also considered ULT. */
3015 3016 3017
#define IS_BDW_ULX(dev_priv)	(IS_BROADWELL(dev_priv) && \
				 (INTEL_DEVID(dev_priv) & 0xf) == 0xe)
#define IS_BDW_GT3(dev_priv)	(IS_BROADWELL(dev_priv) && \
3018
				 (dev_priv)->info.gt == 3)
3019 3020 3021
#define IS_HSW_ULT(dev_priv)	(IS_HASWELL(dev_priv) && \
				 (INTEL_DEVID(dev_priv) & 0xFF00) == 0x0A00)
#define IS_HSW_GT3(dev_priv)	(IS_HASWELL(dev_priv) && \
3022
				 (dev_priv)->info.gt == 3)
3023
/* ULX machines are also considered ULT. */
3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041
#define IS_HSW_ULX(dev_priv)	(INTEL_DEVID(dev_priv) == 0x0A0E || \
				 INTEL_DEVID(dev_priv) == 0x0A1E)
#define IS_SKL_ULT(dev_priv)	(INTEL_DEVID(dev_priv) == 0x1906 || \
				 INTEL_DEVID(dev_priv) == 0x1913 || \
				 INTEL_DEVID(dev_priv) == 0x1916 || \
				 INTEL_DEVID(dev_priv) == 0x1921 || \
				 INTEL_DEVID(dev_priv) == 0x1926)
#define IS_SKL_ULX(dev_priv)	(INTEL_DEVID(dev_priv) == 0x190E || \
				 INTEL_DEVID(dev_priv) == 0x1915 || \
				 INTEL_DEVID(dev_priv) == 0x191E)
#define IS_KBL_ULT(dev_priv)	(INTEL_DEVID(dev_priv) == 0x5906 || \
				 INTEL_DEVID(dev_priv) == 0x5913 || \
				 INTEL_DEVID(dev_priv) == 0x5916 || \
				 INTEL_DEVID(dev_priv) == 0x5921 || \
				 INTEL_DEVID(dev_priv) == 0x5926)
#define IS_KBL_ULX(dev_priv)	(INTEL_DEVID(dev_priv) == 0x590E || \
				 INTEL_DEVID(dev_priv) == 0x5915 || \
				 INTEL_DEVID(dev_priv) == 0x591E)
3042
#define IS_SKL_GT2(dev_priv)	(IS_SKYLAKE(dev_priv) && \
3043
				 (dev_priv)->info.gt == 2)
3044
#define IS_SKL_GT3(dev_priv)	(IS_SKYLAKE(dev_priv) && \
3045
				 (dev_priv)->info.gt == 3)
3046
#define IS_SKL_GT4(dev_priv)	(IS_SKYLAKE(dev_priv) && \
3047
				 (dev_priv)->info.gt == 4)
3048
#define IS_KBL_GT2(dev_priv)	(IS_KABYLAKE(dev_priv) && \
3049
				 (dev_priv)->info.gt == 2)
3050
#define IS_KBL_GT3(dev_priv)	(IS_KABYLAKE(dev_priv) && \
3051
				 (dev_priv)->info.gt == 3)
3052 3053
#define IS_CFL_ULT(dev_priv)	(IS_COFFEELAKE(dev_priv) && \
				 (INTEL_DEVID(dev_priv) & 0x00F0) == 0x00A0)
3054 3055
#define IS_CFL_GT2(dev_priv)	(IS_COFFEELAKE(dev_priv) && \
				 (dev_priv)->info.gt == 2)
3056

3057
#define IS_ALPHA_SUPPORT(intel_info) ((intel_info)->is_alpha_support)
3058

3059 3060 3061 3062 3063 3064
#define SKL_REVID_A0		0x0
#define SKL_REVID_B0		0x1
#define SKL_REVID_C0		0x2
#define SKL_REVID_D0		0x3
#define SKL_REVID_E0		0x4
#define SKL_REVID_F0		0x5
3065 3066
#define SKL_REVID_G0		0x6
#define SKL_REVID_H0		0x7
3067

3068 3069
#define IS_SKL_REVID(p, since, until) (IS_SKYLAKE(p) && IS_REVID(p, since, until))

3070
#define BXT_REVID_A0		0x0
3071
#define BXT_REVID_A1		0x1
3072
#define BXT_REVID_B0		0x3
3073
#define BXT_REVID_B_LAST	0x8
3074
#define BXT_REVID_C0		0x9
N
Nick Hoath 已提交
3075

3076 3077
#define IS_BXT_REVID(dev_priv, since, until) \
	(IS_BROXTON(dev_priv) && IS_REVID(dev_priv, since, until))
3078

M
Mika Kuoppala 已提交
3079 3080
#define KBL_REVID_A0		0x0
#define KBL_REVID_B0		0x1
3081 3082 3083
#define KBL_REVID_C0		0x2
#define KBL_REVID_D0		0x3
#define KBL_REVID_E0		0x4
M
Mika Kuoppala 已提交
3084

3085 3086
#define IS_KBL_REVID(dev_priv, since, until) \
	(IS_KABYLAKE(dev_priv) && IS_REVID(dev_priv, since, until))
M
Mika Kuoppala 已提交
3087

3088 3089 3090 3091 3092 3093
#define GLK_REVID_A0		0x0
#define GLK_REVID_A1		0x1

#define IS_GLK_REVID(dev_priv, since, until) \
	(IS_GEMINILAKE(dev_priv) && IS_REVID(dev_priv, since, until))

3094 3095
#define CNL_REVID_A0		0x0
#define CNL_REVID_B0		0x1
R
Rodrigo Vivi 已提交
3096
#define CNL_REVID_C0		0x2
3097 3098 3099 3100

#define IS_CNL_REVID(p, since, until) \
	(IS_CANNONLAKE(p) && IS_REVID(p, since, until))

3101 3102 3103 3104 3105 3106
/*
 * The genX designation typically refers to the render engine, so render
 * capability related checks should use IS_GEN, while display and other checks
 * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
 * chips, etc.).
 */
3107 3108 3109 3110 3111 3112 3113 3114
#define IS_GEN2(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(1)))
#define IS_GEN3(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(2)))
#define IS_GEN4(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(3)))
#define IS_GEN5(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(4)))
#define IS_GEN6(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(5)))
#define IS_GEN7(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(6)))
#define IS_GEN8(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(7)))
#define IS_GEN9(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(8)))
3115
#define IS_GEN10(dev_priv)	(!!((dev_priv)->info.gen_mask & BIT(9)))
3116

3117
#define IS_LP(dev_priv)	(INTEL_INFO(dev_priv)->is_lp)
3118 3119
#define IS_GEN9_LP(dev_priv)	(IS_GEN9(dev_priv) && IS_LP(dev_priv))
#define IS_GEN9_BC(dev_priv)	(IS_GEN9(dev_priv) && !IS_LP(dev_priv))
3120

3121 3122 3123 3124 3125 3126 3127 3128 3129
#define ENGINE_MASK(id)	BIT(id)
#define RENDER_RING	ENGINE_MASK(RCS)
#define BSD_RING	ENGINE_MASK(VCS)
#define BLT_RING	ENGINE_MASK(BCS)
#define VEBOX_RING	ENGINE_MASK(VECS)
#define BSD2_RING	ENGINE_MASK(VCS2)
#define ALL_ENGINES	(~0)

#define HAS_ENGINE(dev_priv, id) \
3130
	(!!((dev_priv)->info.ring_mask & ENGINE_MASK(id)))
3131 3132 3133 3134 3135 3136

#define HAS_BSD(dev_priv)	HAS_ENGINE(dev_priv, VCS)
#define HAS_BSD2(dev_priv)	HAS_ENGINE(dev_priv, VCS2)
#define HAS_BLT(dev_priv)	HAS_ENGINE(dev_priv, BCS)
#define HAS_VEBOX(dev_priv)	HAS_ENGINE(dev_priv, VECS)

3137 3138 3139
#define HAS_LLC(dev_priv)	((dev_priv)->info.has_llc)
#define HAS_SNOOP(dev_priv)	((dev_priv)->info.has_snoop)
#define HAS_EDRAM(dev_priv)	(!!((dev_priv)->edram_cap & EDRAM_ENABLED))
3140 3141
#define HAS_WT(dev_priv)	((IS_HASWELL(dev_priv) || \
				 IS_BROADWELL(dev_priv)) && HAS_EDRAM(dev_priv))
3142

3143
#define HWS_NEEDS_PHYSICAL(dev_priv)	((dev_priv)->info.hws_needs_physical)
3144

3145 3146
#define HAS_LOGICAL_RING_CONTEXTS(dev_priv) \
		((dev_priv)->info.has_logical_ring_contexts)
3147 3148
#define HAS_LOGICAL_RING_PREEMPTION(dev_priv) \
		((dev_priv)->info.has_logical_ring_preemption)
3149 3150 3151
#define USES_PPGTT(dev_priv)		(i915_modparams.enable_ppgtt)
#define USES_FULL_PPGTT(dev_priv)	(i915_modparams.enable_ppgtt >= 2)
#define USES_FULL_48BIT_PPGTT(dev_priv)	(i915_modparams.enable_ppgtt == 3)
3152 3153 3154 3155
#define HAS_PAGE_SIZES(dev_priv, sizes) ({ \
	GEM_BUG_ON((sizes) == 0); \
	((sizes) & ~(dev_priv)->info.page_sizes) == 0; \
})
3156 3157 3158 3159

#define HAS_OVERLAY(dev_priv)		 ((dev_priv)->info.has_overlay)
#define OVERLAY_NEEDS_PHYSICAL(dev_priv) \
		((dev_priv)->info.overlay_needs_physical)
3160

3161
/* Early gen2 have a totally busted CS tlb and require pinned batches. */
3162
#define HAS_BROKEN_CS_TLB(dev_priv)	(IS_I830(dev_priv) || IS_I845G(dev_priv))
3163 3164

/* WaRsDisableCoarsePowerGating:skl,bxt */
3165
#define NEEDS_WaRsDisableCoarsePowerGating(dev_priv) \
3166
	(IS_SKL_GT3(dev_priv) || IS_SKL_GT4(dev_priv))
3167

3168 3169 3170 3171 3172
/*
 * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts
 * even when in MSI mode. This results in spurious interrupt warnings if the
 * legacy irq no. is shared with another device. The kernel then disables that
 * interrupt source and so prevents the other device from working properly.
3173 3174 3175
 *
 * Since we don't enable MSI anymore on gen4, we can always use GMBUS/AUX
 * interrupts.
3176
 */
3177 3178
#define HAS_AUX_IRQ(dev_priv)   true
#define HAS_GMBUS_IRQ(dev_priv) (INTEL_GEN(dev_priv) >= 4)
3179

3180 3181 3182
/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
 * rows, which changed the alignment requirements and fence programming.
 */
3183 3184 3185
#define HAS_128_BYTE_Y_TILING(dev_priv) (!IS_GEN2(dev_priv) && \
					 !(IS_I915G(dev_priv) || \
					 IS_I915GM(dev_priv)))
3186 3187
#define SUPPORTS_TV(dev_priv)		((dev_priv)->info.supports_tv)
#define I915_HAS_HOTPLUG(dev_priv)	((dev_priv)->info.has_hotplug)
3188

3189 3190
#define HAS_FW_BLC(dev_priv) 	(INTEL_GEN(dev_priv) > 2)
#define HAS_FBC(dev_priv)	((dev_priv)->info.has_fbc)
3191
#define HAS_CUR_FBC(dev_priv)	(!HAS_GMCH_DISPLAY(dev_priv) && INTEL_INFO(dev_priv)->gen >= 7)
3192

3193
#define HAS_IPS(dev_priv)	(IS_HSW_ULT(dev_priv) || IS_BROADWELL(dev_priv))
3194

3195
#define HAS_DP_MST(dev_priv)	((dev_priv)->info.has_dp_mst)
3196

3197 3198 3199 3200 3201
#define HAS_DDI(dev_priv)		 ((dev_priv)->info.has_ddi)
#define HAS_FPGA_DBG_UNCLAIMED(dev_priv) ((dev_priv)->info.has_fpga_dbg)
#define HAS_PSR(dev_priv)		 ((dev_priv)->info.has_psr)
#define HAS_RC6(dev_priv)		 ((dev_priv)->info.has_rc6)
#define HAS_RC6p(dev_priv)		 ((dev_priv)->info.has_rc6p)
P
Paulo Zanoni 已提交
3202

3203
#define HAS_CSR(dev_priv)	((dev_priv)->info.has_csr)
3204

3205
#define HAS_RUNTIME_PM(dev_priv) ((dev_priv)->info.has_runtime_pm)
3206 3207
#define HAS_64BIT_RELOC(dev_priv) ((dev_priv)->info.has_64bit_reloc)

3208 3209
#define HAS_IPC(dev_priv)		 ((dev_priv)->info.has_ipc)

3210 3211 3212 3213 3214
/*
 * For now, anything with a GuC requires uCode loading, and then supports
 * command submission once loaded. But these are logically independent
 * properties, so we have separate macros to test them.
 */
3215
#define HAS_GUC(dev_priv)	((dev_priv)->info.has_guc)
3216
#define HAS_GUC_CT(dev_priv)	((dev_priv)->info.has_guc_ct)
3217 3218
#define HAS_GUC_UCODE(dev_priv)	(HAS_GUC(dev_priv))
#define HAS_GUC_SCHED(dev_priv)	(HAS_GUC(dev_priv))
3219
#define HAS_HUC_UCODE(dev_priv)	(HAS_GUC(dev_priv))
3220

3221
#define HAS_RESOURCE_STREAMER(dev_priv) ((dev_priv)->info.has_resource_streamer)
3222

3223
#define HAS_POOLED_EU(dev_priv)	((dev_priv)->info.has_pooled_eu)
3224

3225
#define INTEL_PCH_DEVICE_ID_MASK		0xff80
3226 3227 3228 3229 3230
#define INTEL_PCH_IBX_DEVICE_ID_TYPE		0x3b00
#define INTEL_PCH_CPT_DEVICE_ID_TYPE		0x1c00
#define INTEL_PCH_PPT_DEVICE_ID_TYPE		0x1e00
#define INTEL_PCH_LPT_DEVICE_ID_TYPE		0x8c00
#define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE		0x9c00
3231 3232
#define INTEL_PCH_WPT_DEVICE_ID_TYPE		0x8c80
#define INTEL_PCH_WPT_LP_DEVICE_ID_TYPE		0x9c80
3233 3234
#define INTEL_PCH_SPT_DEVICE_ID_TYPE		0xA100
#define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE		0x9D00
3235
#define INTEL_PCH_KBP_DEVICE_ID_TYPE		0xA280
3236
#define INTEL_PCH_CNP_DEVICE_ID_TYPE		0xA300
3237
#define INTEL_PCH_CNP_LP_DEVICE_ID_TYPE		0x9D80
3238
#define INTEL_PCH_P2X_DEVICE_ID_TYPE		0x7100
3239
#define INTEL_PCH_P3X_DEVICE_ID_TYPE		0x7000
3240
#define INTEL_PCH_QEMU_DEVICE_ID_TYPE		0x2900 /* qemu q35 has 2918 */
3241

3242
#define INTEL_PCH_TYPE(dev_priv) ((dev_priv)->pch_type)
3243
#define HAS_PCH_CNP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_CNP)
3244 3245
#define HAS_PCH_CNP_LP(dev_priv) \
	((dev_priv)->pch_id == INTEL_PCH_CNP_LP_DEVICE_ID_TYPE)
3246 3247 3248
#define HAS_PCH_KBP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_KBP)
#define HAS_PCH_SPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_SPT)
#define HAS_PCH_LPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_LPT)
3249
#define HAS_PCH_LPT_LP(dev_priv) \
3250 3251
	((dev_priv)->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE || \
	 (dev_priv)->pch_id == INTEL_PCH_WPT_LP_DEVICE_ID_TYPE)
3252
#define HAS_PCH_LPT_H(dev_priv) \
3253 3254
	((dev_priv)->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE || \
	 (dev_priv)->pch_id == INTEL_PCH_WPT_DEVICE_ID_TYPE)
3255 3256 3257 3258
#define HAS_PCH_CPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_CPT)
#define HAS_PCH_IBX(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_IBX)
#define HAS_PCH_NOP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_NOP)
#define HAS_PCH_SPLIT(dev_priv) (INTEL_PCH_TYPE(dev_priv) != PCH_NONE)
3259

3260
#define HAS_GMCH_DISPLAY(dev_priv) ((dev_priv)->info.has_gmch_display)
3261

3262
#define HAS_LSPCON(dev_priv) (INTEL_GEN(dev_priv) >= 9)
3263

3264
/* DPF == dynamic parity feature */
3265
#define HAS_L3_DPF(dev_priv) ((dev_priv)->info.has_l3_dpf)
3266 3267
#define NUM_L3_SLICES(dev_priv) (IS_HSW_GT3(dev_priv) ? \
				 2 : HAS_L3_DPF(dev_priv))
3268

3269
#define GT_FREQUENCY_MULTIPLIER 50
A
Akash Goel 已提交
3270
#define GEN9_FREQ_SCALER 3
3271

3272 3273
#include "i915_trace.h"

3274
static inline bool intel_vtd_active(void)
3275 3276
{
#ifdef CONFIG_INTEL_IOMMU
3277
	if (intel_iommu_gfx_mapped)
3278 3279 3280 3281 3282
		return true;
#endif
	return false;
}

3283 3284 3285 3286 3287
static inline bool intel_scanout_needs_vtd_wa(struct drm_i915_private *dev_priv)
{
	return INTEL_GEN(dev_priv) >= 6 && intel_vtd_active();
}

3288 3289 3290
static inline bool
intel_ggtt_update_needs_vtd_wa(struct drm_i915_private *dev_priv)
{
3291
	return IS_BROXTON(dev_priv) && intel_vtd_active();
3292 3293
}

3294
int intel_sanitize_enable_ppgtt(struct drm_i915_private *dev_priv,
3295
				int enable_ppgtt);
3296

3297 3298
bool intel_sanitize_semaphores(struct drm_i915_private *dev_priv, int value);

3299
/* i915_drv.c */
3300 3301 3302 3303 3304 3305 3306
void __printf(3, 4)
__i915_printk(struct drm_i915_private *dev_priv, const char *level,
	      const char *fmt, ...);

#define i915_report_error(dev_priv, fmt, ...)				   \
	__i915_printk(dev_priv, KERN_ERR, fmt, ##__VA_ARGS__)

3307
#ifdef CONFIG_COMPAT
D
Dave Airlie 已提交
3308 3309
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
			      unsigned long arg);
3310 3311
#else
#define i915_compat_ioctl NULL
3312
#endif
3313 3314 3315 3316 3317
extern const struct dev_pm_ops i915_pm_ops;

extern int i915_driver_load(struct pci_dev *pdev,
			    const struct pci_device_id *ent);
extern void i915_driver_unload(struct drm_device *dev);
3318 3319
extern int intel_gpu_reset(struct drm_i915_private *dev_priv, u32 engine_mask);
extern bool intel_has_gpu_reset(struct drm_i915_private *dev_priv);
3320 3321 3322 3323 3324 3325

#define I915_RESET_QUIET BIT(0)
extern void i915_reset(struct drm_i915_private *i915, unsigned int flags);
extern int i915_reset_engine(struct intel_engine_cs *engine,
			     unsigned int flags);

3326
extern bool intel_has_reset_engine(struct drm_i915_private *dev_priv);
3327
extern int intel_guc_reset(struct drm_i915_private *dev_priv);
3328
extern void intel_engine_init_hangcheck(struct intel_engine_cs *engine);
3329
extern void intel_hangcheck_init(struct drm_i915_private *dev_priv);
3330 3331 3332 3333
extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);
3334
int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool on);
3335

3336
int intel_engines_init_mmio(struct drm_i915_private *dev_priv);
3337 3338
int intel_engines_init(struct drm_i915_private *dev_priv);

3339
/* intel_hotplug.c */
3340 3341
void intel_hpd_irq_handler(struct drm_i915_private *dev_priv,
			   u32 pin_mask, u32 long_mask);
3342 3343 3344
void intel_hpd_init(struct drm_i915_private *dev_priv);
void intel_hpd_init_work(struct drm_i915_private *dev_priv);
void intel_hpd_cancel_work(struct drm_i915_private *dev_priv);
3345
enum port intel_hpd_pin_to_port(enum hpd_pin pin);
3346
enum hpd_pin intel_hpd_pin(enum port port);
3347 3348
bool intel_hpd_disable(struct drm_i915_private *dev_priv, enum hpd_pin pin);
void intel_hpd_enable(struct drm_i915_private *dev_priv, enum hpd_pin pin);
3349

L
Linus Torvalds 已提交
3350
/* i915_irq.c */
3351 3352 3353 3354
static inline void i915_queue_hangcheck(struct drm_i915_private *dev_priv)
{
	unsigned long delay;

3355
	if (unlikely(!i915_modparams.enable_hangcheck))
3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367
		return;

	/* Don't continually defer the hangcheck so that it is always run at
	 * least once after work has been scheduled on any ring. Otherwise,
	 * we will ignore a hung ring if a second ring is kept busy.
	 */

	delay = round_jiffies_up_relative(DRM_I915_HANGCHECK_JIFFIES);
	queue_delayed_work(system_long_wq,
			   &dev_priv->gpu_error.hangcheck_work, delay);
}

3368
__printf(3, 4)
3369 3370
void i915_handle_error(struct drm_i915_private *dev_priv,
		       u32 engine_mask,
3371
		       const char *fmt, ...);
L
Linus Torvalds 已提交
3372

3373
extern void intel_irq_init(struct drm_i915_private *dev_priv);
3374
extern void intel_irq_fini(struct drm_i915_private *dev_priv);
3375 3376
int intel_irq_install(struct drm_i915_private *dev_priv);
void intel_irq_uninstall(struct drm_i915_private *dev_priv);
3377

3378 3379
static inline bool intel_gvt_active(struct drm_i915_private *dev_priv)
{
3380
	return dev_priv->gvt;
3381 3382
}

3383
static inline bool intel_vgpu_active(struct drm_i915_private *dev_priv)
3384
{
3385
	return dev_priv->vgpu.active;
3386
}
3387

3388 3389
u32 i915_pipestat_enable_mask(struct drm_i915_private *dev_priv,
			      enum pipe pipe);
3390
void
3391
i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
3392
		     u32 status_mask);
3393 3394

void
3395
i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
3396
		      u32 status_mask);
3397

3398 3399
void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv);
void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv);
3400 3401 3402
void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv,
				   uint32_t mask,
				   uint32_t bits);
3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415
void ilk_update_display_irq(struct drm_i915_private *dev_priv,
			    uint32_t interrupt_mask,
			    uint32_t enabled_irq_mask);
static inline void
ilk_enable_display_irq(struct drm_i915_private *dev_priv, uint32_t bits)
{
	ilk_update_display_irq(dev_priv, bits, bits);
}
static inline void
ilk_disable_display_irq(struct drm_i915_private *dev_priv, uint32_t bits)
{
	ilk_update_display_irq(dev_priv, bits, 0);
}
3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429
void bdw_update_pipe_irq(struct drm_i915_private *dev_priv,
			 enum pipe pipe,
			 uint32_t interrupt_mask,
			 uint32_t enabled_irq_mask);
static inline void bdw_enable_pipe_irq(struct drm_i915_private *dev_priv,
				       enum pipe pipe, uint32_t bits)
{
	bdw_update_pipe_irq(dev_priv, pipe, bits, bits);
}
static inline void bdw_disable_pipe_irq(struct drm_i915_private *dev_priv,
					enum pipe pipe, uint32_t bits)
{
	bdw_update_pipe_irq(dev_priv, pipe, bits, 0);
}
3430 3431 3432
void ibx_display_interrupt_update(struct drm_i915_private *dev_priv,
				  uint32_t interrupt_mask,
				  uint32_t enabled_irq_mask);
3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443
static inline void
ibx_enable_display_interrupt(struct drm_i915_private *dev_priv, uint32_t bits)
{
	ibx_display_interrupt_update(dev_priv, bits, bits);
}
static inline void
ibx_disable_display_interrupt(struct drm_i915_private *dev_priv, uint32_t bits)
{
	ibx_display_interrupt_update(dev_priv, bits, 0);
}

3444 3445 3446 3447 3448 3449 3450 3451 3452
/* i915_gem.c */
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
3453 3454
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
3455 3456 3457 3458 3459 3460
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file_priv);
int i915_gem_execbuffer(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
J
Jesse Barnes 已提交
3461 3462
int i915_gem_execbuffer2(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
3463 3464
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
B
Ben Widawsky 已提交
3465 3466 3467 3468
int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data,
			       struct drm_file *file);
int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data,
			       struct drm_file *file);
3469 3470
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
3471 3472
int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
3473 3474 3475 3476
int i915_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
int i915_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
3477 3478
int i915_gem_init_userptr(struct drm_i915_private *dev_priv);
void i915_gem_cleanup_userptr(struct drm_i915_private *dev_priv);
3479 3480
int i915_gem_userptr_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file);
3481 3482
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
3483 3484
int i915_gem_wait_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
3485
void i915_gem_sanitize(struct drm_i915_private *i915);
3486 3487
int i915_gem_load_init(struct drm_i915_private *dev_priv);
void i915_gem_load_cleanup(struct drm_i915_private *dev_priv);
3488
void i915_gem_load_init_fences(struct drm_i915_private *dev_priv);
3489
int i915_gem_freeze(struct drm_i915_private *dev_priv);
3490 3491
int i915_gem_freeze_late(struct drm_i915_private *dev_priv);

3492
void *i915_gem_object_alloc(struct drm_i915_private *dev_priv);
3493
void i915_gem_object_free(struct drm_i915_gem_object *obj);
3494 3495
void i915_gem_object_init(struct drm_i915_gem_object *obj,
			 const struct drm_i915_gem_object_ops *ops);
3496 3497 3498 3499 3500
struct drm_i915_gem_object *
i915_gem_object_create(struct drm_i915_private *dev_priv, u64 size);
struct drm_i915_gem_object *
i915_gem_object_create_from_data(struct drm_i915_private *dev_priv,
				 const void *data, size_t size);
3501
void i915_gem_close_object(struct drm_gem_object *gem, struct drm_file *file);
3502
void i915_gem_free_object(struct drm_gem_object *obj);
3503

3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516
static inline void i915_gem_drain_freed_objects(struct drm_i915_private *i915)
{
	/* A single pass should suffice to release all the freed objects (along
	 * most call paths) , but be a little more paranoid in that freeing
	 * the objects does take a little amount of time, during which the rcu
	 * callbacks could have added new objects into the freed list, and
	 * armed the work again.
	 */
	do {
		rcu_barrier();
	} while (flush_work(&i915->mm.free_work));
}

3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536
static inline void i915_gem_drain_workqueue(struct drm_i915_private *i915)
{
	/*
	 * Similar to objects above (see i915_gem_drain_freed-objects), in
	 * general we have workers that are armed by RCU and then rearm
	 * themselves in their callbacks. To be paranoid, we need to
	 * drain the workqueue a second time after waiting for the RCU
	 * grace period so that we catch work queued via RCU from the first
	 * pass. As neither drain_workqueue() nor flush_workqueue() report
	 * a result, we make an assumption that we only don't require more
	 * than 2 passes to catch all recursive RCU delayed work.
	 *
	 */
	int pass = 2;
	do {
		rcu_barrier();
		drain_workqueue(i915->wq);
	} while (--pass);
}

C
Chris Wilson 已提交
3537
struct i915_vma * __must_check
3538 3539
i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj,
			 const struct i915_ggtt_view *view,
3540
			 u64 size,
3541 3542
			 u64 alignment,
			 u64 flags);
3543

3544
int i915_gem_object_unbind(struct drm_i915_gem_object *obj);
3545
void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
3546

3547 3548
void i915_gem_runtime_suspend(struct drm_i915_private *dev_priv);

C
Chris Wilson 已提交
3549
static inline int __sg_page_count(const struct scatterlist *sg)
3550
{
3551 3552
	return sg->length >> PAGE_SHIFT;
}
3553

3554 3555 3556
struct scatterlist *
i915_gem_object_get_sg(struct drm_i915_gem_object *obj,
		       unsigned int n, unsigned int *offset);
3557

3558 3559 3560
struct page *
i915_gem_object_get_page(struct drm_i915_gem_object *obj,
			 unsigned int n);
3561

3562 3563 3564
struct page *
i915_gem_object_get_dirty_page(struct drm_i915_gem_object *obj,
			       unsigned int n);
3565

3566 3567 3568
dma_addr_t
i915_gem_object_get_dma_address(struct drm_i915_gem_object *obj,
				unsigned long n);
3569

3570
void __i915_gem_object_set_pages(struct drm_i915_gem_object *obj,
3571
				 struct sg_table *pages,
M
Matthew Auld 已提交
3572
				 unsigned int sg_page_sizes);
C
Chris Wilson 已提交
3573 3574 3575 3576 3577
int __i915_gem_object_get_pages(struct drm_i915_gem_object *obj);

static inline int __must_check
i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
{
3578
	might_lock(&obj->mm.lock);
C
Chris Wilson 已提交
3579

3580
	if (atomic_inc_not_zero(&obj->mm.pages_pin_count))
C
Chris Wilson 已提交
3581 3582 3583 3584 3585
		return 0;

	return __i915_gem_object_get_pages(obj);
}

3586 3587 3588 3589 3590 3591
static inline bool
i915_gem_object_has_pages(struct drm_i915_gem_object *obj)
{
	return !IS_ERR_OR_NULL(READ_ONCE(obj->mm.pages));
}

C
Chris Wilson 已提交
3592 3593
static inline void
__i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
3594
{
3595
	GEM_BUG_ON(!i915_gem_object_has_pages(obj));
C
Chris Wilson 已提交
3596

3597
	atomic_inc(&obj->mm.pages_pin_count);
C
Chris Wilson 已提交
3598 3599 3600 3601 3602
}

static inline bool
i915_gem_object_has_pinned_pages(struct drm_i915_gem_object *obj)
{
3603
	return atomic_read(&obj->mm.pages_pin_count);
C
Chris Wilson 已提交
3604 3605 3606 3607 3608
}

static inline void
__i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
{
3609
	GEM_BUG_ON(!i915_gem_object_has_pages(obj));
C
Chris Wilson 已提交
3610 3611
	GEM_BUG_ON(!i915_gem_object_has_pinned_pages(obj));

3612
	atomic_dec(&obj->mm.pages_pin_count);
3613
}
3614

3615 3616
static inline void
i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
3617
{
C
Chris Wilson 已提交
3618
	__i915_gem_object_unpin_pages(obj);
3619 3620
}

3621 3622 3623 3624 3625 3626 3627
enum i915_mm_subclass { /* lockdep subclass for obj->mm.lock */
	I915_MM_NORMAL = 0,
	I915_MM_SHRINKER
};

void __i915_gem_object_put_pages(struct drm_i915_gem_object *obj,
				 enum i915_mm_subclass subclass);
3628
void __i915_gem_object_invalidate(struct drm_i915_gem_object *obj);
C
Chris Wilson 已提交
3629

3630 3631 3632
enum i915_map_type {
	I915_MAP_WB = 0,
	I915_MAP_WC,
3633 3634 3635
#define I915_MAP_OVERRIDE BIT(31)
	I915_MAP_FORCE_WB = I915_MAP_WB | I915_MAP_OVERRIDE,
	I915_MAP_FORCE_WC = I915_MAP_WC | I915_MAP_OVERRIDE,
3636 3637
};

3638 3639
/**
 * i915_gem_object_pin_map - return a contiguous mapping of the entire object
3640 3641
 * @obj: the object to map into kernel address space
 * @type: the type of mapping, used to select pgprot_t
3642 3643 3644
 *
 * Calls i915_gem_object_pin_pages() to prevent reaping of the object's
 * pages and then returns a contiguous mapping of the backing storage into
3645 3646
 * the kernel address space. Based on the @type of mapping, the PTE will be
 * set to either WriteBack or WriteCombine (via pgprot_t).
3647
 *
3648 3649
 * The caller is responsible for calling i915_gem_object_unpin_map() when the
 * mapping is no longer required.
3650
 *
3651 3652
 * Returns the pointer through which to access the mapped object, or an
 * ERR_PTR() on error.
3653
 */
3654 3655
void *__must_check i915_gem_object_pin_map(struct drm_i915_gem_object *obj,
					   enum i915_map_type type);
3656 3657 3658

/**
 * i915_gem_object_unpin_map - releases an earlier mapping
3659
 * @obj: the object to unmap
3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670
 *
 * After pinning the object and mapping its pages, once you are finished
 * with your access, call i915_gem_object_unpin_map() to release the pin
 * upon the mapping. Once the pin count reaches zero, that mapping may be
 * removed.
 */
static inline void i915_gem_object_unpin_map(struct drm_i915_gem_object *obj)
{
	i915_gem_object_unpin_pages(obj);
}

3671 3672 3673 3674
int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj,
				    unsigned int *needs_clflush);
int i915_gem_obj_prepare_shmem_write(struct drm_i915_gem_object *obj,
				     unsigned int *needs_clflush);
3675 3676 3677
#define CLFLUSH_BEFORE	BIT(0)
#define CLFLUSH_AFTER	BIT(1)
#define CLFLUSH_FLAGS	(CLFLUSH_BEFORE | CLFLUSH_AFTER)
3678 3679 3680 3681 3682 3683 3684

static inline void
i915_gem_obj_finish_shmem_access(struct drm_i915_gem_object *obj)
{
	i915_gem_object_unpin_pages(obj);
}

3685
int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
B
Ben Widawsky 已提交
3686
void i915_vma_move_to_active(struct i915_vma *vma,
3687 3688
			     struct drm_i915_gem_request *req,
			     unsigned int flags);
3689 3690 3691
int i915_gem_dumb_create(struct drm_file *file_priv,
			 struct drm_device *dev,
			 struct drm_mode_create_dumb *args);
3692 3693
int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
		      uint32_t handle, uint64_t *offset);
3694
int i915_gem_mmap_gtt_version(void);
3695 3696 3697 3698 3699

void i915_gem_track_fb(struct drm_i915_gem_object *old,
		       struct drm_i915_gem_object *new,
		       unsigned frontbuffer_bits);

3700
int __must_check i915_gem_set_global_seqno(struct drm_device *dev, u32 seqno);
3701

3702
struct drm_i915_gem_request *
3703
i915_gem_find_active_request(struct intel_engine_cs *engine);
3704

3705
void i915_gem_retire_requests(struct drm_i915_private *dev_priv);
3706

3707 3708 3709 3710 3711 3712
static inline bool i915_reset_backoff(struct i915_gpu_error *error)
{
	return unlikely(test_bit(I915_RESET_BACKOFF, &error->flags));
}

static inline bool i915_reset_handoff(struct i915_gpu_error *error)
3713
{
3714
	return unlikely(test_bit(I915_RESET_HANDOFF, &error->flags));
3715 3716
}

3717
static inline bool i915_terminally_wedged(struct i915_gpu_error *error)
3718
{
3719
	return unlikely(test_bit(I915_WEDGED, &error->flags));
3720 3721
}

3722
static inline bool i915_reset_backoff_or_wedged(struct i915_gpu_error *error)
3723
{
3724
	return i915_reset_backoff(error) | i915_terminally_wedged(error);
M
Mika Kuoppala 已提交
3725 3726 3727 3728
}

static inline u32 i915_reset_count(struct i915_gpu_error *error)
{
3729
	return READ_ONCE(error->reset_count);
3730
}
3731

3732 3733 3734 3735 3736 3737
static inline u32 i915_reset_engine_count(struct i915_gpu_error *error,
					  struct intel_engine_cs *engine)
{
	return READ_ONCE(error->reset_engine_count[engine->id]);
}

3738 3739
struct drm_i915_gem_request *
i915_gem_reset_prepare_engine(struct intel_engine_cs *engine);
3740
int i915_gem_reset_prepare(struct drm_i915_private *dev_priv);
3741
void i915_gem_reset(struct drm_i915_private *dev_priv);
3742
void i915_gem_reset_finish_engine(struct intel_engine_cs *engine);
3743
void i915_gem_reset_finish(struct drm_i915_private *dev_priv);
3744
void i915_gem_set_wedged(struct drm_i915_private *dev_priv);
3745
bool i915_gem_unset_wedged(struct drm_i915_private *dev_priv);
3746 3747
void i915_gem_reset_engine(struct intel_engine_cs *engine,
			   struct drm_i915_gem_request *request);
3748

3749
void i915_gem_init_mmio(struct drm_i915_private *i915);
3750 3751
int __must_check i915_gem_init(struct drm_i915_private *dev_priv);
int __must_check i915_gem_init_hw(struct drm_i915_private *dev_priv);
3752
void i915_gem_init_swizzling(struct drm_i915_private *dev_priv);
3753
void i915_gem_cleanup_engines(struct drm_i915_private *dev_priv);
3754 3755
int i915_gem_wait_for_idle(struct drm_i915_private *dev_priv,
			   unsigned int flags);
3756 3757
int __must_check i915_gem_suspend(struct drm_i915_private *dev_priv);
void i915_gem_resume(struct drm_i915_private *dev_priv);
3758
int i915_gem_fault(struct vm_fault *vmf);
3759 3760 3761 3762
int i915_gem_object_wait(struct drm_i915_gem_object *obj,
			 unsigned int flags,
			 long timeout,
			 struct intel_rps_client *rps);
3763 3764 3765 3766 3767
int i915_gem_object_wait_priority(struct drm_i915_gem_object *obj,
				  unsigned int flags,
				  int priority);
#define I915_PRIORITY_DISPLAY I915_PRIORITY_MAX

3768
int __must_check
3769 3770 3771
i915_gem_object_set_to_wc_domain(struct drm_i915_gem_object *obj, bool write);
int __must_check
i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, bool write);
3772
int __must_check
3773
i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
C
Chris Wilson 已提交
3774
struct i915_vma * __must_check
3775 3776
i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
				     u32 alignment,
3777
				     const struct i915_ggtt_view *view);
C
Chris Wilson 已提交
3778
void i915_gem_object_unpin_from_display_plane(struct i915_vma *vma);
3779
int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj,
3780
				int align);
3781
int i915_gem_open(struct drm_i915_private *i915, struct drm_file *file);
3782
void i915_gem_release(struct drm_device *dev, struct drm_file *file);
3783

3784 3785 3786
int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
				    enum i915_cache_level cache_level);

3787 3788 3789 3790 3791 3792
struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev,
				struct dma_buf *dma_buf);

struct dma_buf *i915_gem_prime_export(struct drm_device *dev,
				struct drm_gem_object *gem_obj, int flags);

3793 3794 3795 3796 3797 3798
static inline struct i915_hw_ppgtt *
i915_vm_to_ppgtt(struct i915_address_space *vm)
{
	return container_of(vm, struct i915_hw_ppgtt, base);
}

J
Joonas Lahtinen 已提交
3799
/* i915_gem_fence_reg.c */
3800 3801 3802
struct drm_i915_fence_reg *
i915_reserve_fence(struct drm_i915_private *dev_priv);
void i915_unreserve_fence(struct drm_i915_fence_reg *fence);
3803

3804
void i915_gem_revoke_fences(struct drm_i915_private *dev_priv);
3805
void i915_gem_restore_fences(struct drm_i915_private *dev_priv);
3806

3807
void i915_gem_detect_bit_6_swizzle(struct drm_i915_private *dev_priv);
3808 3809 3810 3811
void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj,
				       struct sg_table *pages);
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj,
					 struct sg_table *pages);
3812

3813 3814 3815 3816 3817 3818
static inline struct i915_gem_context *
__i915_gem_context_lookup_rcu(struct drm_i915_file_private *file_priv, u32 id)
{
	return idr_find(&file_priv->context_idr, id);
}

3819 3820 3821 3822 3823
static inline struct i915_gem_context *
i915_gem_context_lookup(struct drm_i915_file_private *file_priv, u32 id)
{
	struct i915_gem_context *ctx;

3824 3825 3826 3827 3828
	rcu_read_lock();
	ctx = __i915_gem_context_lookup_rcu(file_priv, id);
	if (ctx && !kref_get_unless_zero(&ctx->ref))
		ctx = NULL;
	rcu_read_unlock();
3829 3830 3831 3832

	return ctx;
}

C
Chris Wilson 已提交
3833 3834 3835 3836 3837 3838 3839 3840 3841 3842
static inline struct intel_timeline *
i915_gem_context_lookup_timeline(struct i915_gem_context *ctx,
				 struct intel_engine_cs *engine)
{
	struct i915_address_space *vm;

	vm = ctx->ppgtt ? &ctx->ppgtt->base : &ctx->i915->ggtt.base;
	return &vm->timeline.engine[engine->id];
}

3843 3844
int i915_perf_open_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file);
3845 3846 3847 3848
int i915_perf_add_config_ioctl(struct drm_device *dev, void *data,
			       struct drm_file *file);
int i915_perf_remove_config_ioctl(struct drm_device *dev, void *data,
				  struct drm_file *file);
3849 3850 3851
void i915_oa_init_reg_state(struct intel_engine_cs *engine,
			    struct i915_gem_context *ctx,
			    uint32_t *reg_state);
3852

3853
/* i915_gem_evict.c */
3854
int __must_check i915_gem_evict_something(struct i915_address_space *vm,
3855
					  u64 min_size, u64 alignment,
3856
					  unsigned cache_level,
3857
					  u64 start, u64 end,
3858
					  unsigned flags);
3859 3860 3861
int __must_check i915_gem_evict_for_node(struct i915_address_space *vm,
					 struct drm_mm_node *node,
					 unsigned int flags);
3862
int i915_gem_evict_vm(struct i915_address_space *vm);
3863

3864
/* belongs in i915_gem_gtt.h */
3865
static inline void i915_gem_chipset_flush(struct drm_i915_private *dev_priv)
3866
{
3867
	wmb();
3868
	if (INTEL_GEN(dev_priv) < 6)
3869 3870
		intel_gtt_chipset_flush();
}
3871

3872
/* i915_gem_stolen.c */
3873 3874 3875
int i915_gem_stolen_insert_node(struct drm_i915_private *dev_priv,
				struct drm_mm_node *node, u64 size,
				unsigned alignment);
3876 3877 3878 3879
int i915_gem_stolen_insert_node_in_range(struct drm_i915_private *dev_priv,
					 struct drm_mm_node *node, u64 size,
					 unsigned alignment, u64 start,
					 u64 end);
3880 3881
void i915_gem_stolen_remove_node(struct drm_i915_private *dev_priv,
				 struct drm_mm_node *node);
3882
int i915_gem_init_stolen(struct drm_i915_private *dev_priv);
3883
void i915_gem_cleanup_stolen(struct drm_device *dev);
3884
struct drm_i915_gem_object *
3885
i915_gem_object_create_stolen(struct drm_i915_private *dev_priv, u32 size);
3886
struct drm_i915_gem_object *
3887
i915_gem_object_create_stolen_for_preallocated(struct drm_i915_private *dev_priv,
3888 3889 3890
					       u32 stolen_offset,
					       u32 gtt_offset,
					       u32 size);
3891

3892 3893 3894
/* i915_gem_internal.c */
struct drm_i915_gem_object *
i915_gem_object_create_internal(struct drm_i915_private *dev_priv,
3895
				phys_addr_t size);
3896

3897 3898
/* i915_gem_shrinker.c */
unsigned long i915_gem_shrink(struct drm_i915_private *dev_priv,
3899
			      unsigned long target,
3900
			      unsigned long *nr_scanned,
3901 3902 3903 3904
			      unsigned flags);
#define I915_SHRINK_PURGEABLE 0x1
#define I915_SHRINK_UNBOUND 0x2
#define I915_SHRINK_BOUND 0x4
3905
#define I915_SHRINK_ACTIVE 0x8
3906
#define I915_SHRINK_VMAPS 0x10
3907 3908
unsigned long i915_gem_shrink_all(struct drm_i915_private *dev_priv);
void i915_gem_shrinker_init(struct drm_i915_private *dev_priv);
3909
void i915_gem_shrinker_cleanup(struct drm_i915_private *dev_priv);
3910 3911


3912
/* i915_gem_tiling.c */
3913
static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj)
3914
{
3915
	struct drm_i915_private *dev_priv = to_i915(obj->base.dev);
3916 3917

	return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 &&
3918
		i915_gem_object_is_tiled(obj);
3919 3920
}

3921 3922 3923 3924 3925
u32 i915_gem_fence_size(struct drm_i915_private *dev_priv, u32 size,
			unsigned int tiling, unsigned int stride);
u32 i915_gem_fence_alignment(struct drm_i915_private *dev_priv, u32 size,
			     unsigned int tiling, unsigned int stride);

3926
/* i915_debugfs.c */
3927
#ifdef CONFIG_DEBUG_FS
3928
int i915_debugfs_register(struct drm_i915_private *dev_priv);
J
Jani Nikula 已提交
3929
int i915_debugfs_connector_add(struct drm_connector *connector);
3930
void intel_display_crc_init(struct drm_i915_private *dev_priv);
3931
#else
3932
static inline int i915_debugfs_register(struct drm_i915_private *dev_priv) {return 0;}
3933 3934
static inline int i915_debugfs_connector_add(struct drm_connector *connector)
{ return 0; }
3935
static inline void intel_display_crc_init(struct drm_i915_private *dev_priv) {}
3936
#endif
3937 3938

/* i915_gpu_error.c */
3939 3940
#if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR)

3941 3942
__printf(2, 3)
void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...);
3943
int i915_error_state_to_str(struct drm_i915_error_state_buf *estr,
3944
			    const struct i915_gpu_state *gpu);
3945
int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb,
3946
			      struct drm_i915_private *i915,
3947 3948 3949 3950 3951 3952
			      size_t count, loff_t pos);
static inline void i915_error_state_buf_release(
	struct drm_i915_error_state_buf *eb)
{
	kfree(eb->buf);
}
3953 3954

struct i915_gpu_state *i915_capture_gpu_state(struct drm_i915_private *i915);
3955 3956
void i915_capture_error_state(struct drm_i915_private *dev_priv,
			      u32 engine_mask,
3957
			      const char *error_msg);
3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974

static inline struct i915_gpu_state *
i915_gpu_state_get(struct i915_gpu_state *gpu)
{
	kref_get(&gpu->ref);
	return gpu;
}

void __i915_gpu_state_free(struct kref *kref);
static inline void i915_gpu_state_put(struct i915_gpu_state *gpu)
{
	if (gpu)
		kref_put(&gpu->ref, __i915_gpu_state_free);
}

struct i915_gpu_state *i915_first_error_state(struct drm_i915_private *i915);
void i915_reset_error_state(struct drm_i915_private *i915);
3975

3976 3977 3978 3979 3980 3981 3982 3983
#else

static inline void i915_capture_error_state(struct drm_i915_private *dev_priv,
					    u32 engine_mask,
					    const char *error_msg)
{
}

3984 3985 3986 3987 3988 3989 3990
static inline struct i915_gpu_state *
i915_first_error_state(struct drm_i915_private *i915)
{
	return NULL;
}

static inline void i915_reset_error_state(struct drm_i915_private *i915)
3991 3992 3993 3994 3995
{
}

#endif

3996
const char *i915_cache_level_str(struct drm_i915_private *i915, int type);
3997

3998
/* i915_cmd_parser.c */
3999
int i915_cmd_parser_get_version(struct drm_i915_private *dev_priv);
4000
void intel_engine_init_cmd_parser(struct intel_engine_cs *engine);
4001 4002 4003 4004 4005 4006 4007
void intel_engine_cleanup_cmd_parser(struct intel_engine_cs *engine);
int intel_engine_cmd_parser(struct intel_engine_cs *engine,
			    struct drm_i915_gem_object *batch_obj,
			    struct drm_i915_gem_object *shadow_batch_obj,
			    u32 batch_start_offset,
			    u32 batch_len,
			    bool is_master);
4008

4009 4010 4011
/* i915_perf.c */
extern void i915_perf_init(struct drm_i915_private *dev_priv);
extern void i915_perf_fini(struct drm_i915_private *dev_priv);
4012 4013
extern void i915_perf_register(struct drm_i915_private *dev_priv);
extern void i915_perf_unregister(struct drm_i915_private *dev_priv);
4014

4015
/* i915_suspend.c */
4016 4017
extern int i915_save_state(struct drm_i915_private *dev_priv);
extern int i915_restore_state(struct drm_i915_private *dev_priv);
4018

B
Ben Widawsky 已提交
4019
/* i915_sysfs.c */
D
David Weinehall 已提交
4020 4021
void i915_setup_sysfs(struct drm_i915_private *dev_priv);
void i915_teardown_sysfs(struct drm_i915_private *dev_priv);
B
Ben Widawsky 已提交
4022

4023 4024 4025 4026
/* intel_lpe_audio.c */
int  intel_lpe_audio_init(struct drm_i915_private *dev_priv);
void intel_lpe_audio_teardown(struct drm_i915_private *dev_priv);
void intel_lpe_audio_irq_handler(struct drm_i915_private *dev_priv);
4027
void intel_lpe_audio_notify(struct drm_i915_private *dev_priv,
4028 4029
			    enum pipe pipe, enum port port,
			    const void *eld, int ls_clock, bool dp_output);
4030

4031
/* intel_i2c.c */
4032 4033
extern int intel_setup_gmbus(struct drm_i915_private *dev_priv);
extern void intel_teardown_gmbus(struct drm_i915_private *dev_priv);
4034 4035
extern bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv,
				     unsigned int pin);
4036

4037 4038
extern struct i2c_adapter *
intel_gmbus_get_adapter(struct drm_i915_private *dev_priv, unsigned int pin);
C
Chris Wilson 已提交
4039 4040
extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
4041
static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
4042 4043 4044
{
	return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
}
4045
extern void intel_i2c_reset(struct drm_i915_private *dev_priv);
4046

4047
/* intel_bios.c */
4048
void intel_bios_init(struct drm_i915_private *dev_priv);
J
Jani Nikula 已提交
4049
bool intel_bios_is_valid_vbt(const void *buf, size_t size);
4050
bool intel_bios_is_tv_present(struct drm_i915_private *dev_priv);
4051
bool intel_bios_is_lvds_present(struct drm_i915_private *dev_priv, u8 *i2c_pin);
4052
bool intel_bios_is_port_present(struct drm_i915_private *dev_priv, enum port port);
4053
bool intel_bios_is_port_edp(struct drm_i915_private *dev_priv, enum port port);
4054
bool intel_bios_is_port_dp_dual_mode(struct drm_i915_private *dev_priv, enum port port);
4055
bool intel_bios_is_dsi_present(struct drm_i915_private *dev_priv, enum port *port);
4056 4057
bool intel_bios_is_port_hpd_inverted(struct drm_i915_private *dev_priv,
				     enum port port);
4058 4059 4060
bool intel_bios_is_lspcon_present(struct drm_i915_private *dev_priv,
				enum port port);

4061

4062
/* intel_opregion.c */
4063
#ifdef CONFIG_ACPI
4064
extern int intel_opregion_setup(struct drm_i915_private *dev_priv);
4065 4066
extern void intel_opregion_register(struct drm_i915_private *dev_priv);
extern void intel_opregion_unregister(struct drm_i915_private *dev_priv);
4067
extern void intel_opregion_asle_intr(struct drm_i915_private *dev_priv);
4068 4069
extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder,
					 bool enable);
4070
extern int intel_opregion_notify_adapter(struct drm_i915_private *dev_priv,
4071
					 pci_power_t state);
4072
extern int intel_opregion_get_panel_type(struct drm_i915_private *dev_priv);
4073
#else
4074
static inline int intel_opregion_setup(struct drm_i915_private *dev) { return 0; }
4075 4076
static inline void intel_opregion_register(struct drm_i915_private *dev_priv) { }
static inline void intel_opregion_unregister(struct drm_i915_private *dev_priv) { }
4077 4078 4079
static inline void intel_opregion_asle_intr(struct drm_i915_private *dev_priv)
{
}
4080 4081 4082 4083 4084
static inline int
intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable)
{
	return 0;
}
4085
static inline int
4086
intel_opregion_notify_adapter(struct drm_i915_private *dev, pci_power_t state)
4087 4088 4089
{
	return 0;
}
4090
static inline int intel_opregion_get_panel_type(struct drm_i915_private *dev)
4091 4092 4093
{
	return -ENODEV;
}
4094
#endif
4095

J
Jesse Barnes 已提交
4096 4097 4098 4099 4100 4101 4102 4103 4104
/* intel_acpi.c */
#ifdef CONFIG_ACPI
extern void intel_register_dsm_handler(void);
extern void intel_unregister_dsm_handler(void);
#else
static inline void intel_register_dsm_handler(void) { return; }
static inline void intel_unregister_dsm_handler(void) { return; }
#endif /* CONFIG_ACPI */

4105 4106 4107 4108 4109 4110 4111
/* intel_device_info.c */
static inline struct intel_device_info *
mkwrite_device_info(struct drm_i915_private *dev_priv)
{
	return (struct intel_device_info *)&dev_priv->info;
}

4112
const char *intel_platform_name(enum intel_platform platform);
4113 4114 4115
void intel_device_info_runtime_init(struct drm_i915_private *dev_priv);
void intel_device_info_dump(struct drm_i915_private *dev_priv);

J
Jesse Barnes 已提交
4116
/* modesetting */
4117
extern void intel_modeset_init_hw(struct drm_device *dev);
4118
extern int intel_modeset_init(struct drm_device *dev);
4119
extern void intel_modeset_gem_init(struct drm_device *dev);
J
Jesse Barnes 已提交
4120
extern void intel_modeset_cleanup(struct drm_device *dev);
4121
extern int intel_connector_register(struct drm_connector *);
4122
extern void intel_connector_unregister(struct drm_connector *);
4123 4124
extern int intel_modeset_vga_set_state(struct drm_i915_private *dev_priv,
				       bool state);
4125
extern void intel_display_resume(struct drm_device *dev);
4126 4127
extern void i915_redisable_vga(struct drm_i915_private *dev_priv);
extern void i915_redisable_vga_power_on(struct drm_i915_private *dev_priv);
4128
extern bool ironlake_set_drps(struct drm_i915_private *dev_priv, u8 val);
4129
extern void intel_init_pch_refclk(struct drm_i915_private *dev_priv);
4130
extern int intel_set_rps(struct drm_i915_private *dev_priv, u8 val);
4131
extern bool intel_set_memory_cxsr(struct drm_i915_private *dev_priv,
4132
				  bool enable);
4133

B
Ben Widawsky 已提交
4134 4135
int i915_reg_read_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file);
4136

4137
/* overlay */
4138 4139
extern struct intel_overlay_error_state *
intel_overlay_capture_error_state(struct drm_i915_private *dev_priv);
4140 4141
extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e,
					    struct intel_overlay_error_state *error);
4142

4143 4144
extern struct intel_display_error_state *
intel_display_capture_error_state(struct drm_i915_private *dev_priv);
4145
extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e,
4146
					    struct intel_display_error_state *error);
4147

4148 4149
int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val);
int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val);
4150 4151
int skl_pcode_request(struct drm_i915_private *dev_priv, u32 mbox, u32 request,
		      u32 reply_mask, u32 reply, int timeout_base_ms);
4152 4153

/* intel_sideband.c */
4154
u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr);
4155
int vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val);
4156
u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr);
4157 4158
u32 vlv_iosf_sb_read(struct drm_i915_private *dev_priv, u8 port, u32 reg);
void vlv_iosf_sb_write(struct drm_i915_private *dev_priv, u8 port, u32 reg, u32 val);
4159 4160 4161 4162
u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg);
void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg);
void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
4163 4164
u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg);
void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
4165 4166
u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg);
void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val);
4167 4168 4169 4170
u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,
		   enum intel_sbi_destination destination);
void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
		     enum intel_sbi_destination destination);
4171 4172
u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg);
void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
4173

4174
/* intel_dpio_phy.c */
4175
void bxt_port_to_phy_channel(struct drm_i915_private *dev_priv, enum port port,
4176
			     enum dpio_phy *phy, enum dpio_channel *ch);
4177 4178 4179
void bxt_ddi_phy_set_signal_level(struct drm_i915_private *dev_priv,
				  enum port port, u32 margin, u32 scale,
				  u32 enable, u32 deemphasis);
4180 4181 4182 4183 4184 4185
void bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy);
void bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy);
bool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv,
			    enum dpio_phy phy);
bool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv,
			      enum dpio_phy phy);
4186
uint8_t bxt_ddi_phy_calc_lane_lat_optim_mask(uint8_t lane_count);
4187 4188 4189 4190
void bxt_ddi_phy_set_lane_optim_mask(struct intel_encoder *encoder,
				     uint8_t lane_lat_optim_mask);
uint8_t bxt_ddi_phy_get_lane_lat_optim_mask(struct intel_encoder *encoder);

4191 4192 4193
void chv_set_phy_signal_level(struct intel_encoder *encoder,
			      u32 deemph_reg_value, u32 margin_reg_value,
			      bool uniq_trans_scale);
4194 4195
void chv_data_lane_soft_reset(struct intel_encoder *encoder,
			      bool reset);
4196
void chv_phy_pre_pll_enable(struct intel_encoder *encoder);
4197 4198
void chv_phy_pre_encoder_enable(struct intel_encoder *encoder);
void chv_phy_release_cl2_override(struct intel_encoder *encoder);
4199
void chv_phy_post_pll_disable(struct intel_encoder *encoder);
4200

4201 4202 4203
void vlv_set_phy_signal_level(struct intel_encoder *encoder,
			      u32 demph_reg_value, u32 preemph_reg_value,
			      u32 uniqtranscale_reg_value, u32 tx3_demph);
4204
void vlv_phy_pre_pll_enable(struct intel_encoder *encoder);
4205
void vlv_phy_pre_encoder_enable(struct intel_encoder *encoder);
4206
void vlv_phy_reset_lanes(struct intel_encoder *encoder);
4207

4208 4209
int intel_gpu_freq(struct drm_i915_private *dev_priv, int val);
int intel_freq_opcode(struct drm_i915_private *dev_priv, int val);
4210 4211
u64 intel_rc6_residency_us(struct drm_i915_private *dev_priv,
			   const i915_reg_t reg);
4212

4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225
#define I915_READ8(reg)		dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true)
#define I915_WRITE8(reg, val)	dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true)

#define I915_READ16(reg)	dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true)
#define I915_WRITE16(reg, val)	dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true)
#define I915_READ16_NOTRACE(reg)	dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false)
#define I915_WRITE16_NOTRACE(reg, val)	dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false)

#define I915_READ(reg)		dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true)
#define I915_WRITE(reg, val)	dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true)
#define I915_READ_NOTRACE(reg)		dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false)
#define I915_WRITE_NOTRACE(reg, val)	dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false)

4226 4227 4228 4229
/* Be very careful with read/write 64-bit values. On 32-bit machines, they
 * will be implemented using 2 32-bit writes in an arbitrary order with
 * an arbitrary delay between them. This can cause the hardware to
 * act upon the intermediate value, possibly leading to corruption and
4230 4231 4232 4233 4234 4235 4236 4237 4238
 * machine death. For this reason we do not support I915_WRITE64, or
 * dev_priv->uncore.funcs.mmio_writeq.
 *
 * When reading a 64-bit value as two 32-bit values, the delay may cause
 * the two reads to mismatch, e.g. a timestamp overflowing. Also note that
 * occasionally a 64-bit register does not actualy support a full readq
 * and must be read using two 32-bit reads.
 *
 * You have been warned.
4239
 */
4240
#define I915_READ64(reg)	dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true)
4241

4242
#define I915_READ64_2x32(lower_reg, upper_reg) ({			\
4243 4244
	u32 upper, lower, old_upper, loop = 0;				\
	upper = I915_READ(upper_reg);					\
4245
	do {								\
4246
		old_upper = upper;					\
4247
		lower = I915_READ(lower_reg);				\
4248 4249
		upper = I915_READ(upper_reg);				\
	} while (upper != old_upper && loop++ < 2);			\
4250
	(u64)upper << 32 | lower; })
4251

4252 4253 4254
#define POSTING_READ(reg)	(void)I915_READ_NOTRACE(reg)
#define POSTING_READ16(reg)	(void)I915_READ16_NOTRACE(reg)

4255
#define __raw_read(x, s) \
4256
static inline uint##x##_t __raw_i915_read##x(const struct drm_i915_private *dev_priv, \
4257
					     i915_reg_t reg) \
4258
{ \
4259
	return read##s(dev_priv->regs + i915_mmio_reg_offset(reg)); \
4260 4261 4262
}

#define __raw_write(x, s) \
4263
static inline void __raw_i915_write##x(const struct drm_i915_private *dev_priv, \
4264
				       i915_reg_t reg, uint##x##_t val) \
4265
{ \
4266
	write##s(val, dev_priv->regs + i915_mmio_reg_offset(reg)); \
4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280
}
__raw_read(8, b)
__raw_read(16, w)
__raw_read(32, l)
__raw_read(64, q)

__raw_write(8, b)
__raw_write(16, w)
__raw_write(32, l)
__raw_write(64, q)

#undef __raw_read
#undef __raw_write

4281
/* These are untraced mmio-accessors that are only valid to be used inside
4282
 * critical sections, such as inside IRQ handlers, where forcewake is explicitly
4283
 * controlled.
4284
 *
4285
 * Think twice, and think again, before using these.
4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305
 *
 * As an example, these accessors can possibly be used between:
 *
 * spin_lock_irq(&dev_priv->uncore.lock);
 * intel_uncore_forcewake_get__locked();
 *
 * and
 *
 * intel_uncore_forcewake_put__locked();
 * spin_unlock_irq(&dev_priv->uncore.lock);
 *
 *
 * Note: some registers may not need forcewake held, so
 * intel_uncore_forcewake_{get,put} can be omitted, see
 * intel_uncore_forcewake_for_reg().
 *
 * Certain architectures will die if the same cacheline is concurrently accessed
 * by different clients (e.g. on Ivybridge). Access to registers should
 * therefore generally be serialised, by either the dev_priv->uncore.lock or
 * a more localised lock guarding all access to that bank of registers.
4306
 */
4307 4308
#define I915_READ_FW(reg__) __raw_i915_read32(dev_priv, (reg__))
#define I915_WRITE_FW(reg__, val__) __raw_i915_write32(dev_priv, (reg__), (val__))
4309
#define I915_WRITE64_FW(reg__, val__) __raw_i915_write64(dev_priv, (reg__), (val__))
4310 4311
#define POSTING_READ_FW(reg__) (void)I915_READ_FW(reg__)

4312 4313 4314 4315
/* "Broadcast RGB" property */
#define INTEL_BROADCAST_RGB_AUTO 0
#define INTEL_BROADCAST_RGB_FULL 1
#define INTEL_BROADCAST_RGB_LIMITED 2
4316

4317
static inline i915_reg_t i915_vgacntrl_reg(struct drm_i915_private *dev_priv)
4318
{
4319
	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
4320
		return VLV_VGACNTRL;
4321
	else if (INTEL_GEN(dev_priv) >= 5)
4322
		return CPU_VGACNTRL;
4323 4324 4325 4326
	else
		return VGACNTRL;
}

4327 4328 4329 4330 4331 4332 4333
static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m)
{
	unsigned long j = msecs_to_jiffies(m);

	return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
}

4334 4335
static inline unsigned long nsecs_to_jiffies_timeout(const u64 n)
{
4336 4337 4338 4339 4340
	/* nsecs_to_jiffies64() does not guard against overflow */
	if (NSEC_PER_SEC % HZ &&
	    div_u64(n, NSEC_PER_SEC) >= MAX_JIFFY_OFFSET / HZ)
		return MAX_JIFFY_OFFSET;

4341 4342 4343
        return min_t(u64, MAX_JIFFY_OFFSET, nsecs_to_jiffies64(n) + 1);
}

4344 4345 4346 4347 4348 4349 4350 4351
static inline unsigned long
timespec_to_jiffies_timeout(const struct timespec *value)
{
	unsigned long j = timespec_to_jiffies(value);

	return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
}

4352 4353 4354 4355 4356 4357 4358 4359 4360
/*
 * If you need to wait X milliseconds between events A and B, but event B
 * doesn't happen exactly after event A, you record the timestamp (jiffies) of
 * when event A happened, then just before event B you call this function and
 * pass the timestamp as the first argument, and X as the second argument.
 */
static inline void
wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms)
{
4361
	unsigned long target_jiffies, tmp_jiffies, remaining_jiffies;
4362 4363 4364 4365 4366 4367 4368 4369 4370 4371

	/*
	 * Don't re-read the value of "jiffies" every time since it may change
	 * behind our back and break the math.
	 */
	tmp_jiffies = jiffies;
	target_jiffies = timestamp_jiffies +
			 msecs_to_jiffies_timeout(to_wait_ms);

	if (time_after(target_jiffies, tmp_jiffies)) {
4372 4373 4374 4375
		remaining_jiffies = target_jiffies - tmp_jiffies;
		while (remaining_jiffies)
			remaining_jiffies =
			    schedule_timeout_uninterruptible(remaining_jiffies);
4376 4377
	}
}
4378 4379

static inline bool
4380
__i915_request_irq_complete(const struct drm_i915_gem_request *req)
4381
{
4382
	struct intel_engine_cs *engine = req->engine;
4383
	u32 seqno;
4384

4385 4386 4387 4388 4389 4390 4391 4392 4393
	/* Note that the engine may have wrapped around the seqno, and
	 * so our request->global_seqno will be ahead of the hardware,
	 * even though it completed the request before wrapping. We catch
	 * this by kicking all the waiters before resetting the seqno
	 * in hardware, and also signal the fence.
	 */
	if (test_bit(DMA_FENCE_FLAG_SIGNALED_BIT, &req->fence.flags))
		return true;

4394 4395 4396 4397 4398 4399 4400 4401 4402 4403
	/* The request was dequeued before we were awoken. We check after
	 * inspecting the hw to confirm that this was the same request
	 * that generated the HWS update. The memory barriers within
	 * the request execution are sufficient to ensure that a check
	 * after reading the value from hw matches this request.
	 */
	seqno = i915_gem_request_global_seqno(req);
	if (!seqno)
		return false;

4404 4405 4406
	/* Before we do the heavier coherent read of the seqno,
	 * check the value (hopefully) in the CPU cacheline.
	 */
4407
	if (__i915_gem_request_completed(req, seqno))
4408 4409
		return true;

4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420
	/* Ensure our read of the seqno is coherent so that we
	 * do not "miss an interrupt" (i.e. if this is the last
	 * request and the seqno write from the GPU is not visible
	 * by the time the interrupt fires, we will see that the
	 * request is incomplete and go back to sleep awaiting
	 * another interrupt that will never come.)
	 *
	 * Strictly, we only need to do this once after an interrupt,
	 * but it is easier and safer to do it every time the waiter
	 * is woken.
	 */
4421
	if (engine->irq_seqno_barrier &&
4422
	    test_and_clear_bit(ENGINE_IRQ_BREADCRUMB, &engine->irq_posted)) {
4423
		struct intel_breadcrumbs *b = &engine->breadcrumbs;
4424

4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436
		/* The ordering of irq_posted versus applying the barrier
		 * is crucial. The clearing of the current irq_posted must
		 * be visible before we perform the barrier operation,
		 * such that if a subsequent interrupt arrives, irq_posted
		 * is reasserted and our task rewoken (which causes us to
		 * do another __i915_request_irq_complete() immediately
		 * and reapply the barrier). Conversely, if the clear
		 * occurs after the barrier, then an interrupt that arrived
		 * whilst we waited on the barrier would not trigger a
		 * barrier on the next pass, and the read may not see the
		 * seqno update.
		 */
4437
		engine->irq_seqno_barrier(engine);
4438 4439 4440 4441 4442 4443 4444

		/* If we consume the irq, but we are no longer the bottom-half,
		 * the real bottom-half may not have serialised their own
		 * seqno check with the irq-barrier (i.e. may have inspected
		 * the seqno before we believe it coherent since they see
		 * irq_posted == false but we are still running).
		 */
4445
		spin_lock_irq(&b->irq_lock);
4446
		if (b->irq_wait && b->irq_wait->tsk != current)
4447 4448 4449 4450 4451 4452
			/* Note that if the bottom-half is changed as we
			 * are sending the wake-up, the new bottom-half will
			 * be woken by whomever made the change. We only have
			 * to worry about when we steal the irq-posted for
			 * ourself.
			 */
4453
			wake_up_process(b->irq_wait->tsk);
4454
		spin_unlock_irq(&b->irq_lock);
4455

4456
		if (__i915_gem_request_completed(req, seqno))
4457 4458
			return true;
	}
4459 4460 4461 4462

	return false;
}

4463 4464 4465
void i915_memcpy_init_early(struct drm_i915_private *dev_priv);
bool i915_memcpy_from_wc(void *dst, const void *src, unsigned long len);

4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481
/* The movntdqa instructions used for memcpy-from-wc require 16-byte alignment,
 * as well as SSE4.1 support. i915_memcpy_from_wc() will report if it cannot
 * perform the operation. To check beforehand, pass in the parameters to
 * to i915_can_memcpy_from_wc() - since we only care about the low 4 bits,
 * you only need to pass in the minor offsets, page-aligned pointers are
 * always valid.
 *
 * For just checking for SSE4.1, in the foreknowledge that the future use
 * will be correctly aligned, just use i915_has_memcpy_from_wc().
 */
#define i915_can_memcpy_from_wc(dst, src, len) \
	i915_memcpy_from_wc((void *)((unsigned long)(dst) | (unsigned long)(src) | (len)), NULL, 0)

#define i915_has_memcpy_from_wc() \
	i915_memcpy_from_wc(NULL, NULL, 0)

4482 4483 4484 4485 4486
/* i915_mm.c */
int remap_io_mapping(struct vm_area_struct *vma,
		     unsigned long addr, unsigned long pfn, unsigned long size,
		     struct io_mapping *iomap);

4487 4488 4489 4490 4491 4492 4493 4494
static inline int intel_hws_csb_write_index(struct drm_i915_private *i915)
{
	if (INTEL_GEN(i915) >= 10)
		return CNL_HWS_CSB_WRITE_INDEX;
	else
		return I915_HWS_CSB_WRITE_INDEX;
}

L
Linus Torvalds 已提交
4495
#endif