体验新版 GitCode,发现更多精彩内容 >>
Optimize backend
Icache l1plus
fix conflicts in icache.scala and XSCore
Ras fix rvc
Remove all 'BoringUtils'
now we have reasonable ras performance on rvc coremark
Update LRU algorithm
L1plus cache
to allow more flexible testbench.