ixgbe.h 30.2 KB
Newer Older
1 2 3
/*******************************************************************************

  Intel 10 Gigabit PCI Express Linux driver
4
  Copyright(c) 1999 - 2016 Intel Corporation.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

  This program is free software; you can redistribute it and/or modify it
  under the terms and conditions of the GNU General Public License,
  version 2, as published by the Free Software Foundation.

  This program is distributed in the hope it will be useful, but WITHOUT
  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  more details.

  You should have received a copy of the GNU General Public License along with
  this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

  The full GNU General Public License is included in this distribution in
  the file called "COPYING".

  Contact Information:
23
  Linux NICS <linux.nics@intel.com>
24 25 26 27 28 29 30 31
  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

*******************************************************************************/

#ifndef _IXGBE_H_
#define _IXGBE_H_

32
#include <linux/bitops.h>
33 34 35
#include <linux/types.h>
#include <linux/pci.h>
#include <linux/netdevice.h>
36
#include <linux/cpumask.h>
37
#include <linux/aer.h>
38
#include <linux/if_vlan.h>
39
#include <linux/jiffies.h>
40

41
#include <linux/timecounter.h>
42 43 44
#include <linux/net_tstamp.h>
#include <linux/ptp_clock_kernel.h>

45 46
#include "ixgbe_type.h"
#include "ixgbe_common.h"
47
#include "ixgbe_dcb.h"
48
#if IS_ENABLED(CONFIG_FCOE)
49 50
#define IXGBE_FCOE
#include "ixgbe_fcoe.h"
51
#endif /* IS_ENABLED(CONFIG_FCOE) */
52
#ifdef CONFIG_IXGBE_DCA
53 54
#include <linux/dca.h>
#endif
55

56
#include <net/busy_poll.h>
57

58 59 60
/* common prefix used by pr_<> macros */
#undef pr_fmt
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
61 62

/* TX/RX descriptor defines */
J
Jesse Brandeburg 已提交
63
#define IXGBE_DEFAULT_TXD		    512
64
#define IXGBE_DEFAULT_TX_WORK		    256
65 66 67
#define IXGBE_MAX_TXD			   4096
#define IXGBE_MIN_TXD			     64

68
#if (PAGE_SIZE < 8192)
J
Jesse Brandeburg 已提交
69
#define IXGBE_DEFAULT_RXD		    512
70 71 72
#else
#define IXGBE_DEFAULT_RXD		    128
#endif
73 74 75
#define IXGBE_MAX_RXD			   4096
#define IXGBE_MIN_RXD			     64

76 77
#define IXGBE_ETH_P_LLDP		 0x88CC

78
/* flow control */
79
#define IXGBE_MIN_FCRTL			   0x40
80
#define IXGBE_MAX_FCRTL			0x7FF80
81
#define IXGBE_MIN_FCRTH			  0x600
82
#define IXGBE_MAX_FCRTH			0x7FFF0
83
#define IXGBE_DEFAULT_FCPAUSE		 0xFFFF
84 85 86 87
#define IXGBE_MIN_FCPAUSE		      0
#define IXGBE_MAX_FCPAUSE		 0xFFFF

/* Supported Rx Buffer Sizes */
88
#define IXGBE_RXBUFFER_256    256  /* Used for skb receive header */
89
#define IXGBE_RXBUFFER_1536  1536
90 91 92
#define IXGBE_RXBUFFER_2K    2048
#define IXGBE_RXBUFFER_3K    3072
#define IXGBE_RXBUFFER_4K    4096
93
#define IXGBE_MAX_RXBUFFER  16384  /* largest size for a single descriptor */
94

95 96 97 98 99 100 101 102 103 104
/* Attempt to maximize the headroom available for incoming frames.  We
 * use a 2K buffer for receives and need 1536/1534 to store the data for
 * the frame.  This leaves us with 512 bytes of room.  From that we need
 * to deduct the space needed for the shared info and the padding needed
 * to IP align the frame.
 *
 * Note: For cache line sizes 256 or larger this value is going to end
 *	 up negative.  In these cases we should fall back to the 3K
 *	 buffers.
 */
105
#if (PAGE_SIZE < 8192)
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142
#define IXGBE_MAX_2K_FRAME_BUILD_SKB (IXGBE_RXBUFFER_1536 - NET_IP_ALIGN)
#define IXGBE_2K_TOO_SMALL_WITH_PADDING \
((NET_SKB_PAD + IXGBE_RXBUFFER_1536) > SKB_WITH_OVERHEAD(IXGBE_RXBUFFER_2K))

static inline int ixgbe_compute_pad(int rx_buf_len)
{
	int page_size, pad_size;

	page_size = ALIGN(rx_buf_len, PAGE_SIZE / 2);
	pad_size = SKB_WITH_OVERHEAD(page_size) - rx_buf_len;

	return pad_size;
}

static inline int ixgbe_skb_pad(void)
{
	int rx_buf_len;

	/* If a 2K buffer cannot handle a standard Ethernet frame then
	 * optimize padding for a 3K buffer instead of a 1.5K buffer.
	 *
	 * For a 3K buffer we need to add enough padding to allow for
	 * tailroom due to NET_IP_ALIGN possibly shifting us out of
	 * cache-line alignment.
	 */
	if (IXGBE_2K_TOO_SMALL_WITH_PADDING)
		rx_buf_len = IXGBE_RXBUFFER_3K + SKB_DATA_ALIGN(NET_IP_ALIGN);
	else
		rx_buf_len = IXGBE_RXBUFFER_1536;

	/* if needed make room for NET_IP_ALIGN */
	rx_buf_len -= NET_IP_ALIGN;

	return ixgbe_compute_pad(rx_buf_len);
}

#define IXGBE_SKB_PAD	ixgbe_skb_pad()
143
#else
144
#define IXGBE_SKB_PAD	(NET_SKB_PAD + NET_IP_ALIGN)
145 146
#endif

147
/*
148 149 150 151 152 153
 * NOTE: netdev_alloc_skb reserves up to 64 bytes, NET_IP_ALIGN means we
 * reserve 64 more, and skb_shared_info adds an additional 320 bytes more,
 * this adds up to 448 bytes of extra data.
 *
 * Since netdev_alloc_skb now allocates a page fragment we can use a value
 * of 256 and the resultant skb will have a truesize of 960 or less.
154
 */
155
#define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_256
156 157 158 159

/* How many Rx Buffers do we bundle into one write to the hardware ? */
#define IXGBE_RX_BUFFER_WRITE	16	/* Must be power of 2 */

160 161 162
#define IXGBE_RX_DMA_ATTR \
	(DMA_ATTR_SKIP_CPU_SYNC | DMA_ATTR_WEAK_ORDERING)

163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179
enum ixgbe_tx_flags {
	/* cmd_type flags */
	IXGBE_TX_FLAGS_HW_VLAN	= 0x01,
	IXGBE_TX_FLAGS_TSO	= 0x02,
	IXGBE_TX_FLAGS_TSTAMP	= 0x04,

	/* olinfo flags */
	IXGBE_TX_FLAGS_CC	= 0x08,
	IXGBE_TX_FLAGS_IPV4	= 0x10,
	IXGBE_TX_FLAGS_CSUM	= 0x20,

	/* software defined flags */
	IXGBE_TX_FLAGS_SW_VLAN	= 0x40,
	IXGBE_TX_FLAGS_FCOE	= 0x80,
};

/* VLAN info */
180
#define IXGBE_TX_FLAGS_VLAN_MASK	0xffff0000
181 182
#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK	0xe0000000
#define IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT  29
183 184
#define IXGBE_TX_FLAGS_VLAN_SHIFT	16

185 186 187 188
#define IXGBE_MAX_VF_MC_ENTRIES         30
#define IXGBE_MAX_VF_FUNCTIONS          64
#define IXGBE_MAX_VFTA_ENTRIES          128
#define MAX_EMULATION_MAC_ADDRS         16
G
Greg Rose 已提交
189
#define IXGBE_MAX_PF_MACVLANS           15
190
#define VMDQ_P(p)   ((p) + adapter->ring_feature[RING_F_VMDQ].offset)
191 192
#define IXGBE_82599_VF_DEVICE_ID        0x10ED
#define IXGBE_X540_VF_DEVICE_ID         0x1515
193 194

struct vf_data_storage {
195
	struct pci_dev *vfdev;
196 197 198 199
	unsigned char vf_mac_addresses[ETH_ALEN];
	u16 vf_mc_hashes[IXGBE_MAX_VF_MC_ENTRIES];
	u16 num_vf_mc_hashes;
	bool clear_to_send;
200 201 202
	bool pf_set_mac;
	u16 pf_vlan; /* When set, guest VLAN config not allowed. */
	u16 pf_qos;
203
	u16 tx_rate;
204
	u8 spoofchk_enabled;
205
	bool rss_query_enabled;
H
Hiroshi Shimamoto 已提交
206
	u8 trusted;
207
	int xcast_mode;
208
	unsigned int vf_api;
209 210
};

211 212 213 214
enum ixgbevf_xcast_modes {
	IXGBEVF_XCAST_MODE_NONE = 0,
	IXGBEVF_XCAST_MODE_MULTI,
	IXGBEVF_XCAST_MODE_ALLMULTI,
215
	IXGBEVF_XCAST_MODE_PROMISC,
216 217
};

G
Greg Rose 已提交
218 219 220 221 222 223 224 225
struct vf_macvlans {
	struct list_head l;
	int vf;
	bool free;
	bool is_macvlan;
	u8 vf_macvlan[ETH_ALEN];
};

226
#define IXGBE_MAX_TXD_PWR	14
J
Jacob Keller 已提交
227
#define IXGBE_MAX_DATA_PER_TXD	(1u << IXGBE_MAX_TXD_PWR)
228 229 230

/* Tx Descriptors needed, worst case */
#define TXD_USE_COUNT(S) DIV_ROUND_UP((S), IXGBE_MAX_DATA_PER_TXD)
231
#define DESC_NEEDED (MAX_SKB_FRAGS + 4)
232

233 234 235
/* wrapper around a pointer to a socket buffer,
 * so a DMA handle can be stored along with the buffer */
struct ixgbe_tx_buffer {
236
	union ixgbe_adv_tx_desc *next_to_watch;
237
	unsigned long time_stamp;
238 239 240 241 242
	union {
		struct sk_buff *skb;
		/* XDP uses address ptr on irq_clean */
		void *data;
	};
243 244
	unsigned int bytecount;
	unsigned short gso_segs;
245
	__be16 protocol;
246 247
	DEFINE_DMA_UNMAP_ADDR(dma);
	DEFINE_DMA_UNMAP_LEN(len);
248
	u32 tx_flags;
249 250 251 252 253 254
};

struct ixgbe_rx_buffer {
	struct sk_buff *skb;
	dma_addr_t dma;
	struct page *page;
255 256 257 258 259 260
#if (BITS_PER_LONG > 32) || (PAGE_SIZE >= 65536)
	__u32 page_offset;
#else
	__u16 page_offset;
#endif
	__u16 pagecnt_bias;
261 262 263 264 265 266 267
};

struct ixgbe_queue_stats {
	u64 packets;
	u64 bytes;
};

268 269 270
struct ixgbe_tx_queue_stats {
	u64 restart_queue;
	u64 tx_busy;
271
	u64 tx_done_old;
272 273 274 275 276 277 278 279
};

struct ixgbe_rx_queue_stats {
	u64 rsc_count;
	u64 rsc_flush;
	u64 non_eop_descs;
	u64 alloc_rx_page_failed;
	u64 alloc_rx_buff_failed;
280
	u64 csum_err;
281 282
};

283 284
#define IXGBE_TS_HDR_LEN 8

285
enum ixgbe_ring_state_t {
286
	__IXGBE_RX_3K_BUFFER,
287
	__IXGBE_RX_BUILD_SKB_ENABLED,
288 289 290
	__IXGBE_RX_RSC_ENABLED,
	__IXGBE_RX_CSUM_UDP_ZERO_ERR,
	__IXGBE_RX_FCOE,
A
Alexander Duyck 已提交
291
	__IXGBE_TX_FDIR_INIT_DONE,
292
	__IXGBE_TX_XPS_INIT_DONE,
A
Alexander Duyck 已提交
293
	__IXGBE_TX_DETECT_HANG,
294
	__IXGBE_HANG_CHECK_ARMED,
295
	__IXGBE_TX_XDP_RING,
A
Alexander Duyck 已提交
296 297
};

298 299 300
#define ring_uses_build_skb(ring) \
	test_bit(__IXGBE_RX_BUILD_SKB_ENABLED, &(ring)->state)

301 302 303 304 305 306 307 308 309
struct ixgbe_fwd_adapter {
	unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
	struct net_device *netdev;
	struct ixgbe_adapter *real_adapter;
	unsigned int tx_base_queue;
	unsigned int rx_base_queue;
	int pool;
};

A
Alexander Duyck 已提交
310 311 312 313 314 315 316 317 318 319 320 321
#define check_for_tx_hang(ring) \
	test_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
#define set_check_for_tx_hang(ring) \
	set_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
#define clear_check_for_tx_hang(ring) \
	clear_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
#define ring_is_rsc_enabled(ring) \
	test_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
#define set_ring_rsc_enabled(ring) \
	set_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
#define clear_ring_rsc_enabled(ring) \
	clear_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
322 323 324 325 326 327
#define ring_is_xdp(ring) \
	test_bit(__IXGBE_TX_XDP_RING, &(ring)->state)
#define set_ring_xdp(ring) \
	set_bit(__IXGBE_TX_XDP_RING, &(ring)->state)
#define clear_ring_xdp(ring) \
	clear_bit(__IXGBE_TX_XDP_RING, &(ring)->state)
328
struct ixgbe_ring {
329
	struct ixgbe_ring *next;	/* pointer to next ring in q_vector */
330 331
	struct ixgbe_q_vector *q_vector; /* backpointer to host q_vector */
	struct net_device *netdev;	/* netdev ring belongs to */
332
	struct bpf_prog *xdp_prog;
333
	struct device *dev;		/* device for DMA mapping */
334
	struct ixgbe_fwd_adapter *l2_accel_priv;
335 336 337 338 339
	void *desc;			/* descriptor ring memory */
	union {
		struct ixgbe_tx_buffer *tx_buffer_info;
		struct ixgbe_rx_buffer *rx_buffer_info;
	};
A
Alexander Duyck 已提交
340
	unsigned long state;
341
	u8 __iomem *tail;
342 343
	dma_addr_t dma;			/* phys. address of descriptor ring */
	unsigned int size;		/* length in bytes */
344

345 346 347
	u16 count;			/* amount of descriptors */

	u8 queue_index; /* needed for multiqueue queue management */
A
Alexander Duyck 已提交
348 349 350 351 352
	u8 reg_idx;			/* holds the special value that gets
					 * the hardware register offset
					 * associated with this ring, which is
					 * different for DCB and RSS modes
					 */
353 354 355
	u16 next_to_use;
	u16 next_to_clean;

356 357
	unsigned long last_rx_timestamp;

358
	union {
359
		u16 next_to_alloc;
360 361 362 363 364
		struct {
			u8 atr_sample_rate;
			u8 atr_count;
		};
	};
365

366
	u8 dcb_tc;
367
	struct ixgbe_queue_stats stats;
E
Eric Dumazet 已提交
368
	struct u64_stats_sync syncp;
369 370 371 372
	union {
		struct ixgbe_tx_queue_stats tx_stats;
		struct ixgbe_rx_queue_stats rx_stats;
	};
J
Jesse Brandeburg 已提交
373
} ____cacheline_internodealigned_in_smp;
374

375 376
enum ixgbe_ring_f_enum {
	RING_F_NONE = 0,
377
	RING_F_VMDQ,  /* SR-IOV uses the same ring feature */
378
	RING_F_RSS,
379
	RING_F_FDIR,
380 381 382
#ifdef IXGBE_FCOE
	RING_F_FCOE,
#endif /* IXGBE_FCOE */
383 384 385 386

	RING_F_ARRAY_SIZE      /* must be last in enum set */
};

387
#define IXGBE_MAX_RSS_INDICES		16
E
Emil Tantilov 已提交
388
#define IXGBE_MAX_RSS_INDICES_X550	63
389 390 391 392 393
#define IXGBE_MAX_VMDQ_INDICES		64
#define IXGBE_MAX_FDIR_INDICES		63	/* based on q_vector limit */
#define IXGBE_MAX_FCOE_INDICES		8
#define MAX_RX_QUEUES			(IXGBE_MAX_FDIR_INDICES + 1)
#define MAX_TX_QUEUES			(IXGBE_MAX_FDIR_INDICES + 1)
394
#define MAX_XDP_QUEUES			(IXGBE_MAX_FDIR_INDICES + 1)
395 396 397 398
#define IXGBE_MAX_L2A_QUEUES		4
#define IXGBE_BAD_L2A_QUEUE		3
#define IXGBE_MAX_MACVLANS		31
#define IXGBE_MAX_DCBMACVLANS		8
399

400
struct ixgbe_ring_feature {
401 402
	u16 limit;	/* upper limit on feature indices */
	u16 indices;	/* current value of indices */
403 404
	u16 mask;	/* Mask used for feature to ring mapping */
	u16 offset;	/* offset to start of feature */
J
Jesse Brandeburg 已提交
405
} ____cacheline_internodealigned_in_smp;
406

407 408 409 410
#define IXGBE_82599_VMDQ_8Q_MASK 0x78
#define IXGBE_82599_VMDQ_4Q_MASK 0x7C
#define IXGBE_82599_VMDQ_2Q_MASK 0x7E

411 412 413 414 415
/*
 * FCoE requires that all Rx buffers be over 2200 bytes in length.  Since
 * this is twice the size of a half page we need to double the page order
 * for FCoE enabled Rx queues.
 */
416
static inline unsigned int ixgbe_rx_bufsz(struct ixgbe_ring *ring)
417
{
418 419
	if (test_bit(__IXGBE_RX_3K_BUFFER, &ring->state))
		return IXGBE_RXBUFFER_3K;
420 421
#if (PAGE_SIZE < 8192)
	if (ring_uses_build_skb(ring))
422
		return IXGBE_MAX_2K_FRAME_BUILD_SKB;
423
#endif
424
	return IXGBE_RXBUFFER_2K;
425
}
426 427 428

static inline unsigned int ixgbe_rx_pg_order(struct ixgbe_ring *ring)
{
429 430 431
#if (PAGE_SIZE < 8192)
	if (test_bit(__IXGBE_RX_3K_BUFFER, &ring->state))
		return 1;
432
#endif
433 434
	return 0;
}
435 436
#define ixgbe_rx_pg_size(_ring) (PAGE_SIZE << ixgbe_rx_pg_order(_ring))

437
struct ixgbe_ring_container {
438
	struct ixgbe_ring *ring;	/* pointer to linked list of rings */
439 440 441
	unsigned int total_bytes;	/* total bytes processed this int */
	unsigned int total_packets;	/* total packets processed this int */
	u16 work_limit;			/* total work allowed per interrupt */
442 443 444
	u8 count;			/* total number of rings in vector */
	u8 itr;				/* current ITR setting for ring */
};
445

446 447 448 449
/* iterator for handling rings in ring container */
#define ixgbe_for_each_ring(pos, head) \
	for (pos = (head).ring; pos != NULL; pos = pos->next)

450
#define MAX_RX_PACKET_BUFFERS ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) \
451
			      ? 8 : 1)
452 453
#define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS

454
/* MAX_Q_VECTORS of these are allocated,
455 456 457 458
 * but we only use one per queue-specific vector.
 */
struct ixgbe_q_vector {
	struct ixgbe_adapter *adapter;
459 460 461
#ifdef CONFIG_IXGBE_DCA
	int cpu;	    /* CPU for DCA */
#endif
462 463 464 465
	u16 v_idx;		/* index of q_vector within array, also used for
				 * finding the bit in EICR and friends that
				 * represents the vector for this ring */
	u16 itr;		/* Interrupt throttle rate written to EITR */
466
	struct ixgbe_ring_container rx, tx;
467 468

	struct napi_struct napi;
469 470 471
	cpumask_t affinity_mask;
	int numa_node;
	struct rcu_head rcu;	/* to avoid race with update stats on free */
472
	char name[IFNAMSIZ + 9];
473 474 475

	/* for dynamic allocation of rings associated with this q_vector */
	struct ixgbe_ring ring[0] ____cacheline_internodealigned_in_smp;
476
};
477

478 479 480 481 482 483 484 485 486 487 488 489 490 491 492
#ifdef CONFIG_IXGBE_HWMON

#define IXGBE_HWMON_TYPE_LOC		0
#define IXGBE_HWMON_TYPE_TEMP		1
#define IXGBE_HWMON_TYPE_CAUTION	2
#define IXGBE_HWMON_TYPE_MAX		3

struct hwmon_attr {
	struct device_attribute dev_attr;
	struct ixgbe_hw *hw;
	struct ixgbe_thermal_diode_data *sensor;
	char name[12];
};

struct hwmon_buff {
493 494 495 496
	struct attribute_group group;
	const struct attribute_group *groups[2];
	struct attribute *attrs[IXGBE_MAX_SENSORS * 4 + 1];
	struct hwmon_attr hwmon_list[IXGBE_MAX_SENSORS * 4];
497 498 499
	unsigned int n_hwmon;
};
#endif /* CONFIG_IXGBE_HWMON */
500

501 502 503
/*
 * microsecond values for various ITR rates shifted by 2 to fit itr register
 * with the first 3 bits reserved 0
504
 */
505 506 507
#define IXGBE_MIN_RSC_ITR	24
#define IXGBE_100K_ITR		40
#define IXGBE_20K_ITR		200
508
#define IXGBE_12K_ITR		336
509

510 511 512 513 514 515 516
/* ixgbe_test_staterr - tests bits in Rx descriptor status and error fields */
static inline __le32 ixgbe_test_staterr(union ixgbe_adv_rx_desc *rx_desc,
					const u32 stat_err_bits)
{
	return rx_desc->wb.upper.status_error & cpu_to_le32(stat_err_bits);
}

517 518 519 520 521 522 523
static inline u16 ixgbe_desc_unused(struct ixgbe_ring *ring)
{
	u16 ntc = ring->next_to_clean;
	u16 ntu = ring->next_to_use;

	return ((ntc > ntu) ? 0 : ring->count) + ntc - ntu - 1;
}
524

525
#define IXGBE_RX_DESC(R, i)	    \
526
	(&(((union ixgbe_adv_rx_desc *)((R)->desc))[i]))
527
#define IXGBE_TX_DESC(R, i)	    \
528
	(&(((union ixgbe_adv_tx_desc *)((R)->desc))[i]))
529
#define IXGBE_TX_CTXTDESC(R, i)	    \
530
	(&(((struct ixgbe_adv_tx_context_desc *)((R)->desc))[i]))
531

532
#define IXGBE_MAX_JUMBO_FRAME_SIZE	9728 /* Maximum Supported Size 9.5KB */
533 534 535 536
#ifdef IXGBE_FCOE
/* Use 3K as the baby jumbo frame size for FCoE */
#define IXGBE_FCOE_JUMBO_FRAME_SIZE       3072
#endif /* IXGBE_FCOE */
537

538 539 540
#define OTHER_VECTOR 1
#define NON_Q_VECTORS (OTHER_VECTOR)

541
#define MAX_MSIX_VECTORS_82599 64
542
#define MAX_Q_VECTORS_82599 64
543
#define MAX_MSIX_VECTORS_82598 18
544
#define MAX_Q_VECTORS_82598 16
545

546 547
struct ixgbe_mac_addr {
	u8 addr[ETH_ALEN];
548
	u16 pool;
549 550
	u16 state; /* bitmask */
};
551

552 553 554 555
#define IXGBE_MAC_STATE_DEFAULT		0x1
#define IXGBE_MAC_STATE_MODIFIED	0x2
#define IXGBE_MAC_STATE_IN_USE		0x4

556
#define MAX_Q_VECTORS MAX_Q_VECTORS_82599
557
#define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82599
558

559
#define MIN_MSIX_Q_VECTORS 1
560 561
#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)

562 563
/* default to trying for four seconds */
#define IXGBE_TRY_LINK_TIMEOUT (4 * HZ)
M
Mark Rustad 已提交
564
#define IXGBE_SFP_POLL_JIFFIES (2 * HZ)	/* SFP poll every 2 seconds */
565

566 567
/* board specific private data structure */
struct ixgbe_adapter {
568 569 570
	unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
	/* OS defined structs */
	struct net_device *netdev;
571
	struct bpf_prog *xdp_prog;
572 573
	struct pci_dev *pdev;

574 575 576 577 578 579
	unsigned long state;

	/* Some features need tri-state capability,
	 * thus the additional *_CAPABLE flags.
	 */
	u32 flags;
J
Jacob Keller 已提交
580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600
#define IXGBE_FLAG_MSI_ENABLED			BIT(1)
#define IXGBE_FLAG_MSIX_ENABLED			BIT(3)
#define IXGBE_FLAG_RX_1BUF_CAPABLE		BIT(4)
#define IXGBE_FLAG_RX_PS_CAPABLE		BIT(5)
#define IXGBE_FLAG_RX_PS_ENABLED		BIT(6)
#define IXGBE_FLAG_DCA_ENABLED			BIT(8)
#define IXGBE_FLAG_DCA_CAPABLE			BIT(9)
#define IXGBE_FLAG_IMIR_ENABLED			BIT(10)
#define IXGBE_FLAG_MQ_CAPABLE			BIT(11)
#define IXGBE_FLAG_DCB_ENABLED			BIT(12)
#define IXGBE_FLAG_VMDQ_CAPABLE			BIT(13)
#define IXGBE_FLAG_VMDQ_ENABLED			BIT(14)
#define IXGBE_FLAG_FAN_FAIL_CAPABLE		BIT(15)
#define IXGBE_FLAG_NEED_LINK_UPDATE		BIT(16)
#define IXGBE_FLAG_NEED_LINK_CONFIG		BIT(17)
#define IXGBE_FLAG_FDIR_HASH_CAPABLE		BIT(18)
#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE		BIT(19)
#define IXGBE_FLAG_FCOE_CAPABLE			BIT(20)
#define IXGBE_FLAG_FCOE_ENABLED			BIT(21)
#define IXGBE_FLAG_SRIOV_CAPABLE		BIT(22)
#define IXGBE_FLAG_SRIOV_ENABLED		BIT(23)
601
#define IXGBE_FLAG_VXLAN_OFFLOAD_CAPABLE	BIT(24)
602 603
#define IXGBE_FLAG_RX_HWTSTAMP_ENABLED		BIT(25)
#define IXGBE_FLAG_RX_HWTSTAMP_IN_REGISTER	BIT(26)
604
#define IXGBE_FLAG_DCB_CAPABLE			BIT(27)
605
#define IXGBE_FLAG_GENEVE_OFFLOAD_CAPABLE	BIT(28)
606 607

	u32 flags2;
J
Jacob Keller 已提交
608 609 610 611 612 613 614 615 616 617 618
#define IXGBE_FLAG2_RSC_CAPABLE			BIT(0)
#define IXGBE_FLAG2_RSC_ENABLED			BIT(1)
#define IXGBE_FLAG2_TEMP_SENSOR_CAPABLE		BIT(2)
#define IXGBE_FLAG2_TEMP_SENSOR_EVENT		BIT(3)
#define IXGBE_FLAG2_SEARCH_FOR_SFP		BIT(4)
#define IXGBE_FLAG2_SFP_NEEDS_RESET		BIT(5)
#define IXGBE_FLAG2_FDIR_REQUIRES_REINIT	BIT(7)
#define IXGBE_FLAG2_RSS_FIELD_IPV4_UDP		BIT(8)
#define IXGBE_FLAG2_RSS_FIELD_IPV6_UDP		BIT(9)
#define IXGBE_FLAG2_PTP_PPS_ENABLED		BIT(10)
#define IXGBE_FLAG2_PHY_INTERRUPT		BIT(11)
619
#define IXGBE_FLAG2_UDP_TUN_REREG_NEEDED	BIT(12)
620
#define IXGBE_FLAG2_VLAN_PROMISC		BIT(13)
621 622
#define IXGBE_FLAG2_EEE_CAPABLE			BIT(14)
#define IXGBE_FLAG2_EEE_ENABLED			BIT(15)
623
#define IXGBE_FLAG2_RX_LEGACY			BIT(16)
624

625 626 627
	/* Tx fast path data */
	int num_tx_queues;
	u16 tx_itr_setting;
628 629
	u16 tx_work_limit;

630 631 632 633
	/* Rx fast path data */
	int num_rx_queues;
	u16 rx_itr_setting;

634 635
	/* Port number used to identify VXLAN traffic */
	__be16 vxlan_port;
636
	__be16 geneve_port;
637

638 639 640 641
	/* XDP */
	int num_xdp_queues;
	struct ixgbe_ring *xdp_ring[MAX_XDP_QUEUES];

642
	/* TX */
643
	struct ixgbe_ring *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
644

J
Jesse Brandeburg 已提交
645 646
	u64 restart_queue;
	u64 lsc_int;
647
	u32 tx_timeout_count;
J
Jesse Brandeburg 已提交
648

649
	/* RX */
650
	struct ixgbe_ring *rx_ring[MAX_RX_QUEUES];
651 652
	int num_rx_pools;		/* == num_rx_queues in 82598 */
	int num_rx_queues_per_pool;	/* 1 if 82598, can be many if 82599 */
653
	u64 hw_csum_rx_error;
654
	u64 hw_rx_no_dma_resources;
655 656
	u64 rsc_total_count;
	u64 rsc_total_flush;
657 658 659 660
	u64 non_eop_descs;
	u32 alloc_rx_page_failed;
	u32 alloc_rx_buff_failed;

661
	struct ixgbe_q_vector *q_vector[MAX_Q_VECTORS];
662

663 664 665 666 667 668 669 670 671
	/* DCB parameters */
	struct ieee_pfc *ixgbe_ieee_pfc;
	struct ieee_ets *ixgbe_ieee_ets;
	struct ixgbe_dcb_config dcb_cfg;
	struct ixgbe_dcb_config temp_dcb_cfg;
	u8 dcb_set_bitmap;
	u8 dcbx_cap;
	enum ixgbe_fc_mode last_lfc_mode;

672 673
	int num_q_vectors;	/* current number of q_vectors for device */
	int max_q_vectors;	/* true count of q_vectors for device */
674 675
	struct ixgbe_ring_feature ring_feature[RING_F_ARRAY_SIZE];
	struct msix_entry *msix_entries;
676

677 678 679 680
	u32 test_icr;
	struct ixgbe_ring test_tx_ring;
	struct ixgbe_ring test_rx_ring;

681 682 683 684
	/* structs defined in ixgbe_hw.h */
	struct ixgbe_hw hw;
	u16 msg_enable;
	struct ixgbe_hw_stats stats;
685

686
	u64 tx_busy;
687
	unsigned int tx_ring_count;
688
	unsigned int xdp_ring_count;
689
	unsigned int rx_ring_count;
690 691 692

	u32 link_speed;
	bool link_up;
M
Mark Rustad 已提交
693
	unsigned long sfp_poll_time;
694 695
	unsigned long link_check_timeout;

696
	struct timer_list service_timer;
697 698 699 700 701 702
	struct work_struct service_task;

	struct hlist_head fdir_filter_list;
	unsigned long fdir_overflow; /* number of times ATR was backed off */
	union ixgbe_atr_input fdir_mask;
	int fdir_filter_count;
703 704 705
	u32 fdir_pballoc;
	u32 atr_sample_rate;
	spinlock_t fdir_perfect_lock;
706

707 708 709
#ifdef IXGBE_FCOE
	struct ixgbe_fcoe fcoe;
#endif /* IXGBE_FCOE */
710
	u8 __iomem *io_addr; /* Mainly for iounmap use */
711
	u32 wol;
712

713 714
	u16 bridge_mode;

715 716
	u16 eeprom_verh;
	u16 eeprom_verl;
E
Emil Tantilov 已提交
717
	u16 eeprom_cap;
718

719
	u32 interrupt_event;
720
	u32 led_reg;
721

722 723
	struct ptp_clock *ptp_clock;
	struct ptp_clock_info ptp_caps;
724 725
	struct work_struct ptp_tx_work;
	struct sk_buff *ptp_tx_skb;
726
	struct hwtstamp_config tstamp_config;
727
	unsigned long ptp_tx_start;
728
	unsigned long last_overflow_check;
729
	unsigned long last_rx_ptp_check;
730
	unsigned long last_rx_timestamp;
731
	spinlock_t tmreg_lock;
732 733
	struct cyclecounter hw_cc;
	struct timecounter hw_tc;
734
	u32 base_incval;
735 736 737
	u32 tx_hwtstamp_timeouts;
	u32 rx_hwtstamp_cleared;
	void (*ptp_setup_sdp)(struct ixgbe_adapter *);
738

739 740 741 742
	/* SR-IOV */
	DECLARE_BITMAP(active_vfs, IXGBE_MAX_VF_FUNCTIONS);
	unsigned int num_vfs;
	struct vf_data_storage *vfinfo;
743
	int vf_rate_link_speed;
G
Greg Rose 已提交
744 745
	struct vf_macvlans vf_mvs;
	struct vf_macvlans *mv_list;
746

747 748
	u32 timer_event_accumulator;
	u32 vferr_refcount;
749
	struct ixgbe_mac_addr *mac_table;
750 751
	struct kobject *info_kobj;
#ifdef CONFIG_IXGBE_HWMON
752
	struct hwmon_buff *ixgbe_hwmon_buff;
753
#endif /* CONFIG_IXGBE_HWMON */
C
Catherine Sullivan 已提交
754 755 756
#ifdef CONFIG_DEBUG_FS
	struct dentry *ixgbe_dbg_adapter;
#endif /*CONFIG_DEBUG_FS*/
757 758

	u8 default_up;
759
	unsigned long fwd_bitmask; /* Bitmask indicating in use pools */
760

761
#define IXGBE_MAX_LINK_HANDLE 10
762
	struct ixgbe_jump_table *jump_tables[IXGBE_MAX_LINK_HANDLE];
763
	unsigned long tables;
764

765 766 767 768 769 770 771 772
/* maximum number of RETA entries among all devices supported by ixgbe
 * driver: currently it's x550 device in non-SRIOV mode
 */
#define IXGBE_MAX_RETA_ENTRIES 512
	u8 rss_indir_tbl[IXGBE_MAX_RETA_ENTRIES];

#define IXGBE_RSS_KEY_SIZE     40  /* size of RSS Hash Key in bytes */
	u32 rss_key[IXGBE_RSS_KEY_SIZE / sizeof(u32)];
773 774
};

775 776 777 778 779 780 781 782 783
static inline u8 ixgbe_max_rss_indices(struct ixgbe_adapter *adapter)
{
	switch (adapter->hw.mac.type) {
	case ixgbe_mac_82598EB:
	case ixgbe_mac_82599EB:
	case ixgbe_mac_X540:
		return IXGBE_MAX_RSS_INDICES;
	case ixgbe_mac_X550:
	case ixgbe_mac_X550EM_x:
784
	case ixgbe_mac_x550em_a:
785 786 787 788 789 790
		return IXGBE_MAX_RSS_INDICES_X550;
	default:
		return 0;
	}
}

791 792 793 794
struct ixgbe_fdir_filter {
	struct hlist_node fdir_node;
	union ixgbe_atr_input filter;
	u16 sw_idx;
795
	u64 action;
796 797
};

798
enum ixgbe_state_t {
799 800
	__IXGBE_TESTING,
	__IXGBE_RESETTING,
D
Donald Skidmore 已提交
801
	__IXGBE_DOWN,
802
	__IXGBE_DISABLED,
803
	__IXGBE_REMOVING,
804
	__IXGBE_SERVICE_SCHED,
805
	__IXGBE_SERVICE_INITED,
806
	__IXGBE_IN_SFP_INIT,
807
	__IXGBE_PTP_RUNNING,
808
	__IXGBE_PTP_TX_IN_PROGRESS,
809
	__IXGBE_RESET_REQUESTED,
810 811
};

A
Alexander Duyck 已提交
812 813 814 815 816
struct ixgbe_cb {
	union {				/* Union defining head/tail partner */
		struct sk_buff *head;
		struct sk_buff *tail;
	};
817
	dma_addr_t dma;
A
Alexander Duyck 已提交
818
	u16 append_cnt;
819
	bool page_released;
820
};
A
Alexander Duyck 已提交
821
#define IXGBE_CB(skb) ((struct ixgbe_cb *)(skb)->cb)
822

823
enum ixgbe_boards {
824
	board_82598,
825
	board_82599,
826
	board_X540,
827 828
	board_X550,
	board_X550EM_x,
829
	board_x550em_x_fw,
830
	board_x550em_a,
831
	board_x550em_a_fw,
832 833
};

834 835 836 837 838
extern const struct ixgbe_info ixgbe_82598_info;
extern const struct ixgbe_info ixgbe_82599_info;
extern const struct ixgbe_info ixgbe_X540_info;
extern const struct ixgbe_info ixgbe_X550_info;
extern const struct ixgbe_info ixgbe_X550EM_x_info;
839
extern const struct ixgbe_info ixgbe_x550em_x_fw_info;
840
extern const struct ixgbe_info ixgbe_x550em_a_info;
841
extern const struct ixgbe_info ixgbe_x550em_a_fw_info;
J
Jeff Kirsher 已提交
842
#ifdef CONFIG_IXGBE_DCB
843
extern const struct dcbnl_rtnl_ops ixgbe_dcbnl_ops;
844
#endif
845 846

extern char ixgbe_driver_name[];
S
Stephen Hemminger 已提交
847
extern const char ixgbe_driver_version[];
848
#ifdef IXGBE_FCOE
849
extern char ixgbe_default_device_descr[];
850
#endif /* IXGBE_FCOE */
851

852 853
int ixgbe_open(struct net_device *netdev);
int ixgbe_close(struct net_device *netdev);
854 855 856 857 858
void ixgbe_up(struct ixgbe_adapter *adapter);
void ixgbe_down(struct ixgbe_adapter *adapter);
void ixgbe_reinit_locked(struct ixgbe_adapter *adapter);
void ixgbe_reset(struct ixgbe_adapter *adapter);
void ixgbe_set_ethtool_ops(struct net_device *netdev);
859
int ixgbe_setup_rx_resources(struct ixgbe_adapter *, struct ixgbe_ring *);
860 861 862 863 864 865 866 867
int ixgbe_setup_tx_resources(struct ixgbe_ring *);
void ixgbe_free_rx_resources(struct ixgbe_ring *);
void ixgbe_free_tx_resources(struct ixgbe_ring *);
void ixgbe_configure_rx_ring(struct ixgbe_adapter *, struct ixgbe_ring *);
void ixgbe_configure_tx_ring(struct ixgbe_adapter *, struct ixgbe_ring *);
void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter, struct ixgbe_ring *);
void ixgbe_update_stats(struct ixgbe_adapter *adapter);
int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter);
868 869
bool ixgbe_wol_supported(struct ixgbe_adapter *adapter, u16 device_id,
			 u16 subdevice_id);
870 871 872 873
#ifdef CONFIG_PCI_IOV
void ixgbe_full_sync_mac_table(struct ixgbe_adapter *adapter);
#endif
int ixgbe_add_mac_filter(struct ixgbe_adapter *adapter,
874
			 const u8 *addr, u16 queue);
875
int ixgbe_del_mac_filter(struct ixgbe_adapter *adapter,
876
			 const u8 *addr, u16 queue);
877
void ixgbe_update_pf_promisc_vlvf(struct ixgbe_adapter *adapter, u32 vid);
878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903
void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter);
netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *, struct ixgbe_adapter *,
				  struct ixgbe_ring *);
void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *,
				      struct ixgbe_tx_buffer *);
void ixgbe_alloc_rx_buffers(struct ixgbe_ring *, u16);
void ixgbe_write_eitr(struct ixgbe_q_vector *);
int ixgbe_poll(struct napi_struct *napi, int budget);
int ethtool_ioctl(struct ifreq *ifr);
s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw);
s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 fdirctrl);
s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 fdirctrl);
s32 ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw,
					  union ixgbe_atr_hash_dword input,
					  union ixgbe_atr_hash_dword common,
					  u8 queue);
s32 ixgbe_fdir_set_input_mask_82599(struct ixgbe_hw *hw,
				    union ixgbe_atr_input *input_mask);
s32 ixgbe_fdir_write_perfect_filter_82599(struct ixgbe_hw *hw,
					  union ixgbe_atr_input *input,
					  u16 soft_id, u8 queue);
s32 ixgbe_fdir_erase_perfect_filter_82599(struct ixgbe_hw *hw,
					  union ixgbe_atr_input *input,
					  u16 soft_id);
void ixgbe_atr_compute_perfect_hash_82599(union ixgbe_atr_input *input,
					  union ixgbe_atr_input *mask);
904 905 906
int ixgbe_update_ethtool_fdir_entry(struct ixgbe_adapter *adapter,
				    struct ixgbe_fdir_filter *input,
				    u16 sw_idx);
907
void ixgbe_set_rx_mode(struct net_device *netdev);
908
#ifdef CONFIG_IXGBE_DCB
909
void ixgbe_set_rx_drop_en(struct ixgbe_adapter *adapter);
910
#endif
911 912 913
int ixgbe_setup_tc(struct net_device *dev, u8 tc);
void ixgbe_tx_ctxtdesc(struct ixgbe_ring *, u32, u32, u32, u32);
void ixgbe_do_reset(struct net_device *netdev);
914
#ifdef CONFIG_IXGBE_HWMON
915 916
void ixgbe_sysfs_exit(struct ixgbe_adapter *adapter);
int ixgbe_sysfs_init(struct ixgbe_adapter *adapter);
917
#endif /* CONFIG_IXGBE_HWMON */
918
#ifdef IXGBE_FCOE
919 920 921 922 923 924 925 926 927 928 929 930 931 932
void ixgbe_configure_fcoe(struct ixgbe_adapter *adapter);
int ixgbe_fso(struct ixgbe_ring *tx_ring, struct ixgbe_tx_buffer *first,
	      u8 *hdr_len);
int ixgbe_fcoe_ddp(struct ixgbe_adapter *adapter,
		   union ixgbe_adv_rx_desc *rx_desc, struct sk_buff *skb);
int ixgbe_fcoe_ddp_get(struct net_device *netdev, u16 xid,
		       struct scatterlist *sgl, unsigned int sgc);
int ixgbe_fcoe_ddp_target(struct net_device *netdev, u16 xid,
			  struct scatterlist *sgl, unsigned int sgc);
int ixgbe_fcoe_ddp_put(struct net_device *netdev, u16 xid);
int ixgbe_setup_fcoe_ddp_resources(struct ixgbe_adapter *adapter);
void ixgbe_free_fcoe_ddp_resources(struct ixgbe_adapter *adapter);
int ixgbe_fcoe_enable(struct net_device *netdev);
int ixgbe_fcoe_disable(struct net_device *netdev);
933
#ifdef CONFIG_IXGBE_DCB
934 935
u8 ixgbe_fcoe_getapp(struct ixgbe_adapter *adapter);
u8 ixgbe_fcoe_setapp(struct ixgbe_adapter *adapter, u8 up);
936
#endif /* CONFIG_IXGBE_DCB */
937 938 939 940
int ixgbe_fcoe_get_wwn(struct net_device *netdev, u64 *wwn, int type);
int ixgbe_fcoe_get_hbainfo(struct net_device *netdev,
			   struct netdev_fcoe_hbainfo *info);
u8 ixgbe_fcoe_get_tc(struct ixgbe_adapter *adapter);
941
#endif /* IXGBE_FCOE */
C
Catherine Sullivan 已提交
942
#ifdef CONFIG_DEBUG_FS
943 944 945 946
void ixgbe_dbg_adapter_init(struct ixgbe_adapter *adapter);
void ixgbe_dbg_adapter_exit(struct ixgbe_adapter *adapter);
void ixgbe_dbg_init(void);
void ixgbe_dbg_exit(void);
947 948 949 950 951
#else
static inline void ixgbe_dbg_adapter_init(struct ixgbe_adapter *adapter) {}
static inline void ixgbe_dbg_adapter_exit(struct ixgbe_adapter *adapter) {}
static inline void ixgbe_dbg_init(void) {}
static inline void ixgbe_dbg_exit(void) {}
C
Catherine Sullivan 已提交
952
#endif /* CONFIG_DEBUG_FS */
953 954 955 956 957
static inline struct netdev_queue *txring_txq(const struct ixgbe_ring *ring)
{
	return netdev_get_tx_queue(ring->netdev, ring->queue_index);
}

958
void ixgbe_ptp_init(struct ixgbe_adapter *adapter);
959
void ixgbe_ptp_suspend(struct ixgbe_adapter *adapter);
960 961 962
void ixgbe_ptp_stop(struct ixgbe_adapter *adapter);
void ixgbe_ptp_overflow_check(struct ixgbe_adapter *adapter);
void ixgbe_ptp_rx_hang(struct ixgbe_adapter *adapter);
963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984
void ixgbe_ptp_rx_pktstamp(struct ixgbe_q_vector *, struct sk_buff *);
void ixgbe_ptp_rx_rgtstamp(struct ixgbe_q_vector *, struct sk_buff *skb);
static inline void ixgbe_ptp_rx_hwtstamp(struct ixgbe_ring *rx_ring,
					 union ixgbe_adv_rx_desc *rx_desc,
					 struct sk_buff *skb)
{
	if (unlikely(ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_TSIP))) {
		ixgbe_ptp_rx_pktstamp(rx_ring->q_vector, skb);
		return;
	}

	if (unlikely(!ixgbe_test_staterr(rx_desc, IXGBE_RXDADV_STAT_TS)))
		return;

	ixgbe_ptp_rx_rgtstamp(rx_ring->q_vector, skb);

	/* Update the last_rx_timestamp timer in order to enable watchdog check
	 * for error case of latched timestamp on a dropped packet.
	 */
	rx_ring->last_rx_timestamp = jiffies;
}

985 986
int ixgbe_ptp_set_ts_config(struct ixgbe_adapter *adapter, struct ifreq *ifr);
int ixgbe_ptp_get_ts_config(struct ixgbe_adapter *adapter, struct ifreq *ifr);
987 988
void ixgbe_ptp_start_cyclecounter(struct ixgbe_adapter *adapter);
void ixgbe_ptp_reset(struct ixgbe_adapter *adapter);
989
void ixgbe_ptp_check_pps_event(struct ixgbe_adapter *adapter);
990 991 992
#ifdef CONFIG_PCI_IOV
void ixgbe_sriov_reinit(struct ixgbe_adapter *adapter);
#endif
993

994 995 996
netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *skb,
				  struct ixgbe_adapter *adapter,
				  struct ixgbe_ring *tx_ring);
997
u32 ixgbe_rss_indir_tbl_entries(struct ixgbe_adapter *adapter);
998
void ixgbe_store_key(struct ixgbe_adapter *adapter);
999
void ixgbe_store_reta(struct ixgbe_adapter *adapter);
1000 1001
s32 ixgbe_negotiate_fc(struct ixgbe_hw *hw, u32 adv_reg, u32 lp_reg,
		       u32 adv_sym, u32 adv_asm, u32 lp_sym, u32 lp_asm);
1002
#endif /* _IXGBE_H_ */