io.c 18.0 KB
Newer Older
1 2 3 4 5 6
/*
 * linux/arch/arm/mach-omap2/io.c
 *
 * OMAP2 I/O mapping code
 *
 * Copyright (C) 2005 Nokia Corporation
7
 * Copyright (C) 2007-2009 Texas Instruments
8 9 10 11
 *
 * Author:
 *	Juha Yrjola <juha.yrjola@nokia.com>
 *	Syed Khasim <x0khasim@ti.com>
12
 *
13 14
 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
15 16 17 18 19 20 21
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
22
#include <linux/io.h>
23
#include <linux/clk.h>
24

25 26 27
#include <asm/tlb.h>
#include <asm/mach/map.h>

28
#include <linux/omap-dma.h>
29

30
#include "omap_hwmod.h"
31
#include "soc.h"
32
#include "iomap.h"
33
#include "voltage.h"
34
#include "powerdomain.h"
35
#include "clockdomain.h"
36
#include "common.h"
37
#include "clock.h"
38 39
#include "clock2xxx.h"
#include "clock3xxx.h"
40
#include "omap-pm.h"
41
#include "sdrc.h"
42
#include "control.h"
43
#include "serial.h"
44
#include "sram.h"
45 46
#include "cm2xxx.h"
#include "cm3xxx.h"
47
#include "cm33xx.h"
48
#include "cm44xx.h"
49 50 51 52
#include "prm.h"
#include "cm.h"
#include "prcm_mpu44xx.h"
#include "prminst44xx.h"
53 54
#include "prm2xxx.h"
#include "prm3xxx.h"
55
#include "prm33xx.h"
56
#include "prm44xx.h"
57
#include "opp2xxx.h"
58

59
/*
60
 * omap_clk_soc_init: points to a function that does the SoC-specific
61 62
 * clock initializations
 */
63
static int (*omap_clk_soc_init)(void);
64

65 66 67 68
/*
 * The machine specific code may provide the extra mapping besides the
 * default mapping provided here.
 */
69

70
#if defined(CONFIG_SOC_OMAP2420) || defined(CONFIG_SOC_OMAP2430)
71
static struct map_desc omap24xx_io_desc[] __initdata = {
72 73 74 75 76 77
	{
		.virtual	= L3_24XX_VIRT,
		.pfn		= __phys_to_pfn(L3_24XX_PHYS),
		.length		= L3_24XX_SIZE,
		.type		= MT_DEVICE
	},
78
	{
79 80 81 82
		.virtual	= L4_24XX_VIRT,
		.pfn		= __phys_to_pfn(L4_24XX_PHYS),
		.length		= L4_24XX_SIZE,
		.type		= MT_DEVICE
83
	},
84 85
};

86
#ifdef CONFIG_SOC_OMAP2420
87 88
static struct map_desc omap242x_io_desc[] __initdata = {
	{
89 90 91
		.virtual	= DSP_MEM_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MEM_2420_PHYS),
		.length		= DSP_MEM_2420_SIZE,
92 93 94
		.type		= MT_DEVICE
	},
	{
95 96 97
		.virtual	= DSP_IPI_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_IPI_2420_PHYS),
		.length		= DSP_IPI_2420_SIZE,
98
		.type		= MT_DEVICE
99
	},
100
	{
101 102 103
		.virtual	= DSP_MMU_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MMU_2420_PHYS),
		.length		= DSP_MMU_2420_SIZE,
104 105 106 107 108 109
		.type		= MT_DEVICE
	},
};

#endif

110
#ifdef CONFIG_SOC_OMAP2430
111
static struct map_desc omap243x_io_desc[] __initdata = {
112 113 114 115 116 117 118 119 120 121 122 123
	{
		.virtual	= L4_WK_243X_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_243X_PHYS),
		.length		= L4_WK_243X_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_GPMC_PHYS),
		.length		= OMAP243X_GPMC_SIZE,
		.type		= MT_DEVICE
	},
124 125 126 127 128 129 130 131 132 133 134 135 136
	{
		.virtual	= OMAP243X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SDRC_PHYS),
		.length		= OMAP243X_SDRC_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SMS_PHYS),
		.length		= OMAP243X_SMS_SIZE,
		.type		= MT_DEVICE
	},
};
137 138
#endif
#endif
139

140
#ifdef	CONFIG_ARCH_OMAP3
141
static struct map_desc omap34xx_io_desc[] __initdata = {
142
	{
143 144 145
		.virtual	= L3_34XX_VIRT,
		.pfn		= __phys_to_pfn(L3_34XX_PHYS),
		.length		= L3_34XX_SIZE,
146 147 148
		.type		= MT_DEVICE
	},
	{
149 150 151
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
152 153
		.type		= MT_DEVICE
	},
154 155 156 157
	{
		.virtual	= OMAP34XX_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP34XX_GPMC_PHYS),
		.length		= OMAP34XX_GPMC_SIZE,
158
		.type		= MT_DEVICE
159 160 161 162 163 164 165 166 167 168 169
	},
	{
		.virtual	= OMAP343X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SMS_PHYS),
		.length		= OMAP343X_SMS_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP343X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SDRC_PHYS),
		.length		= OMAP343X_SDRC_SIZE,
170
		.type		= MT_DEVICE
171 172 173 174 175 176 177 178 179 180 181 182 183
	},
	{
		.virtual	= L4_PER_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_34XX_PHYS),
		.length		= L4_PER_34XX_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= L4_EMU_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_EMU_34XX_PHYS),
		.length		= L4_EMU_34XX_SIZE,
		.type		= MT_DEVICE
	},
184
};
185
#endif
186

187
#ifdef CONFIG_SOC_TI81XX
188
static struct map_desc omapti81xx_io_desc[] __initdata = {
189 190 191 192 193 194 195 196 197
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	}
};
#endif

198
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
199
static struct map_desc omapam33xx_io_desc[] __initdata = {
200 201 202 203 204 205
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	},
206 207 208 209 210 211
	{
		.virtual	= L4_WK_AM33XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_AM33XX_PHYS),
		.length		= L4_WK_AM33XX_SIZE,
		.type		= MT_DEVICE
	}
212 213 214
};
#endif

215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236
#ifdef	CONFIG_ARCH_OMAP4
static struct map_desc omap44xx_io_desc[] __initdata = {
	{
		.virtual	= L3_44XX_VIRT,
		.pfn		= __phys_to_pfn(L3_44XX_PHYS),
		.length		= L3_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_44XX_PHYS),
		.length		= L4_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_44XX_PHYS),
		.length		= L4_PER_44XX_SIZE,
		.type		= MT_DEVICE,
	},
};
#endif
237

238
#ifdef CONFIG_SOC_OMAP5
239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266
static struct map_desc omap54xx_io_desc[] __initdata = {
	{
		.virtual	= L3_54XX_VIRT,
		.pfn		= __phys_to_pfn(L3_54XX_PHYS),
		.length		= L3_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_54XX_PHYS),
		.length		= L4_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_WK_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_54XX_PHYS),
		.length		= L4_WK_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_54XX_PHYS),
		.length		= L4_PER_54XX_SIZE,
		.type		= MT_DEVICE,
	},
};
#endif

267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313
#ifdef CONFIG_SOC_DRA7XX
static struct map_desc dra7xx_io_desc[] __initdata = {
	{
		.virtual	= L4_CFG_MPU_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L4_CFG_MPU_DRA7XX_PHYS),
		.length		= L4_CFG_MPU_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L3_MAIN_SN_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L3_MAIN_SN_DRA7XX_PHYS),
		.length		= L3_MAIN_SN_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER1_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER1_DRA7XX_PHYS),
		.length		= L4_PER1_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER2_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER2_DRA7XX_PHYS),
		.length		= L4_PER2_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER3_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER3_DRA7XX_PHYS),
		.length		= L4_PER3_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_CFG_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L4_CFG_DRA7XX_PHYS),
		.length		= L4_CFG_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_WKUP_DRA7XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WKUP_DRA7XX_PHYS),
		.length		= L4_WKUP_DRA7XX_SIZE,
		.type		= MT_DEVICE,
	},
};
#endif

314
#ifdef CONFIG_SOC_OMAP2420
315
void __init omap242x_map_io(void)
316
{
317 318
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap242x_io_desc, ARRAY_SIZE(omap242x_io_desc));
319
}
320 321
#endif

322
#ifdef CONFIG_SOC_OMAP2430
323
void __init omap243x_map_io(void)
324
{
325 326
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap243x_io_desc, ARRAY_SIZE(omap243x_io_desc));
327
}
328 329
#endif

330
#ifdef CONFIG_ARCH_OMAP3
331
void __init omap3_map_io(void)
332
{
333
	iotable_init(omap34xx_io_desc, ARRAY_SIZE(omap34xx_io_desc));
334
}
335
#endif
336

337
#ifdef CONFIG_SOC_TI81XX
338
void __init ti81xx_map_io(void)
339
{
340
	iotable_init(omapti81xx_io_desc, ARRAY_SIZE(omapti81xx_io_desc));
341 342 343
}
#endif

344
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
345
void __init am33xx_map_io(void)
346
{
347
	iotable_init(omapam33xx_io_desc, ARRAY_SIZE(omapam33xx_io_desc));
348 349 350
}
#endif

351
#ifdef CONFIG_ARCH_OMAP4
352
void __init omap4_map_io(void)
353
{
354
	iotable_init(omap44xx_io_desc, ARRAY_SIZE(omap44xx_io_desc));
355
	omap_barriers_init();
356
}
357
#endif
358

359
#ifdef CONFIG_SOC_OMAP5
360
void __init omap5_map_io(void)
361 362
{
	iotable_init(omap54xx_io_desc, ARRAY_SIZE(omap54xx_io_desc));
363
	omap_barriers_init();
364 365
}
#endif
366 367 368 369 370

#ifdef CONFIG_SOC_DRA7XX
void __init dra7xx_map_io(void)
{
	iotable_init(dra7xx_io_desc, ARRAY_SIZE(dra7xx_io_desc));
371
	omap_barriers_init();
372 373
}
#endif
374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393
/*
 * omap2_init_reprogram_sdrc - reprogram SDRC timing parameters
 *
 * Sets the CORE DPLL3 M2 divider to the same value that it's at
 * currently.  This has the effect of setting the SDRC SDRAM AC timing
 * registers to the values currently defined by the kernel.  Currently
 * only defined for OMAP3; will return 0 if called on OMAP2.  Returns
 * -EINVAL if the dpll3_m2_ck cannot be found, 0 if called on OMAP2,
 * or passes along the return value of clk_set_rate().
 */
static int __init _omap2_init_reprogram_sdrc(void)
{
	struct clk *dpll3_m2_ck;
	int v = -EINVAL;
	long rate;

	if (!cpu_is_omap34xx())
		return 0;

	dpll3_m2_ck = clk_get(NULL, "dpll3_m2_ck");
394
	if (IS_ERR(dpll3_m2_ck))
395 396 397 398 399 400 401 402 403 404 405 406 407
		return -EINVAL;

	rate = clk_get_rate(dpll3_m2_ck);
	pr_info("Reprogramming SDRC clock to %ld Hz\n", rate);
	v = clk_set_rate(dpll3_m2_ck, rate);
	if (v)
		pr_err("dpll3_m2_clk rate change failed: %d\n", v);

	clk_put(dpll3_m2_ck);

	return v;
}

P
Paul Walmsley 已提交
408 409 410 411 412
static int _set_hwmod_postsetup_state(struct omap_hwmod *oh, void *data)
{
	return omap_hwmod_set_postsetup_state(oh, *(u8 *)data);
}

413 414 415
static void __init omap_hwmod_init_postsetup(void)
{
	u8 postsetup_state;
P
Paul Walmsley 已提交
416 417

	/* Set the default postsetup state for all hwmods */
418
#ifdef CONFIG_PM
P
Paul Walmsley 已提交
419 420 421 422 423
	postsetup_state = _HWMOD_STATE_IDLE;
#else
	postsetup_state = _HWMOD_STATE_ENABLED;
#endif
	omap_hwmod_for_each(_set_hwmod_postsetup_state, &postsetup_state);
424

425
	omap_pm_if_early_init();
426 427
}

428
static void __init __maybe_unused omap_common_late_init(void)
429 430 431
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
432
	omap_soc_device_init();
433 434
}

435
#ifdef CONFIG_SOC_OMAP2420
436 437
void __init omap2420_init_early(void)
{
438 439 440
	omap2_set_globals_tap(OMAP242X_CLASS, OMAP2_L4_IO_ADDRESS(0x48014000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE));
441
	omap2_control_base_init();
442
	omap2xxx_check_revision();
443
	omap2_prcm_base_init();
444 445 446 447 448
	omap2xxx_voltagedomains_init();
	omap242x_powerdomains_init();
	omap242x_clockdomains_init();
	omap2420_hwmod_init();
	omap_hwmod_init_postsetup();
449 450
	omap_clk_soc_init = omap2420_dt_clk_init;
	rate_table = omap2420_rate_table;
451
}
452 453 454

void __init omap2420_init_late(void)
{
455
	omap_common_late_init();
456
	omap2_pm_init();
457
	omap2_clk_enable_autoidle_all();
458
}
459
#endif
460

461
#ifdef CONFIG_SOC_OMAP2430
462 463
void __init omap2430_init_early(void)
{
464 465 466
	omap2_set_globals_tap(OMAP243X_CLASS, OMAP2_L4_IO_ADDRESS(0x4900a000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE));
467
	omap2_control_base_init();
468
	omap2xxx_check_revision();
469
	omap2_prcm_base_init();
470 471 472 473 474
	omap2xxx_voltagedomains_init();
	omap243x_powerdomains_init();
	omap243x_clockdomains_init();
	omap2430_hwmod_init();
	omap_hwmod_init_postsetup();
475 476
	omap_clk_soc_init = omap2430_dt_clk_init;
	rate_table = omap2430_rate_table;
477
}
478 479 480

void __init omap2430_init_late(void)
{
481
	omap_common_late_init();
482
	omap2_pm_init();
483
	omap2_clk_enable_autoidle_all();
484
}
485
#endif
486 487 488 489 490

/*
 * Currently only board-omap3beagle.c should call this because of the
 * same machine_id for 34xx and 36xx beagle.. Will get fixed with DT.
 */
491
#ifdef CONFIG_ARCH_OMAP3
492 493
void __init omap3_init_early(void)
{
494 495 496
	omap2_set_globals_tap(OMAP343X_CLASS, OMAP2_L4_IO_ADDRESS(0x4830A000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE));
497 498 499
	/* XXX: remove these once OMAP3 is DT only */
	if (!of_have_populated_dt()) {
		omap2_set_globals_control(
500
			OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE));
501 502 503 504 505
		omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE));
		omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE),
				     NULL);
	}
	omap2_control_base_init();
506 507
	omap3xxx_check_revision();
	omap3xxx_check_features();
508
	omap2_prcm_base_init();
509 510 511 512 513
	/* XXX: remove these once OMAP3 is DT only */
	if (!of_have_populated_dt()) {
		omap3xxx_prm_init(NULL);
		omap3xxx_cm_init(NULL);
	}
514 515 516 517 518
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
519
	if (!of_have_populated_dt()) {
520
		omap3_control_legacy_iomap_init();
521 522 523 524 525 526 527 528 529
		if (soc_is_am35xx())
			omap_clk_soc_init = am35xx_clk_legacy_init;
		else if (cpu_is_omap3630())
			omap_clk_soc_init = omap36xx_clk_legacy_init;
		else if (omap_rev() == OMAP3430_REV_ES1_0)
			omap_clk_soc_init = omap3430es1_clk_legacy_init;
		else
			omap_clk_soc_init = omap3430_clk_legacy_init;
	}
530 531 532 533
}

void __init omap3430_init_early(void)
{
534
	omap3_init_early();
535 536
	if (of_have_populated_dt())
		omap_clk_soc_init = omap3430_dt_clk_init;
537 538 539 540
}

void __init omap35xx_init_early(void)
{
541
	omap3_init_early();
542 543
	if (of_have_populated_dt())
		omap_clk_soc_init = omap3430_dt_clk_init;
544 545 546 547
}

void __init omap3630_init_early(void)
{
548
	omap3_init_early();
549 550
	if (of_have_populated_dt())
		omap_clk_soc_init = omap3630_dt_clk_init;
551 552 553 554
}

void __init am35xx_init_early(void)
{
555
	omap3_init_early();
556 557
	if (of_have_populated_dt())
		omap_clk_soc_init = am35xx_dt_clk_init;
558 559
}

560 561
void __init omap3_init_late(void)
{
562
	omap_common_late_init();
563
	omap3_pm_init();
564
	omap2_clk_enable_autoidle_all();
565 566 567 568
}

void __init omap3430_init_late(void)
{
569
	omap_common_late_init();
570
	omap3_pm_init();
571
	omap2_clk_enable_autoidle_all();
572 573 574 575
}

void __init omap35xx_init_late(void)
{
576
	omap_common_late_init();
577
	omap3_pm_init();
578
	omap2_clk_enable_autoidle_all();
579 580 581 582
}

void __init omap3630_init_late(void)
{
583
	omap_common_late_init();
584
	omap3_pm_init();
585
	omap2_clk_enable_autoidle_all();
586 587 588 589
}

void __init am35xx_init_late(void)
{
590
	omap_common_late_init();
591
	omap3_pm_init();
592
	omap2_clk_enable_autoidle_all();
593 594 595 596
}

void __init ti81xx_init_late(void)
{
597
	omap_common_late_init();
598
	omap2_clk_enable_autoidle_all();
599
}
600
#endif
601

602 603 604 605 606
#ifdef CONFIG_SOC_TI81XX
void __init ti814x_init_early(void)
{
	omap2_set_globals_tap(TI814X_CLASS,
			      OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
607
	omap2_control_base_init();
608 609
	omap3xxx_check_revision();
	ti81xx_check_features();
610
	omap2_prcm_base_init();
611 612
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
613
	ti814x_clockdomains_init();
614
	dm814x_hwmod_init();
615
	omap_hwmod_init_postsetup();
616
	omap_clk_soc_init = dm814x_dt_clk_init;
617 618 619 620 621 622
}

void __init ti816x_init_early(void)
{
	omap2_set_globals_tap(TI816X_CLASS,
			      OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
623
	omap2_control_base_init();
624 625
	omap3xxx_check_revision();
	ti81xx_check_features();
626
	omap2_prcm_base_init();
627 628
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
629
	ti816x_clockdomains_init();
630
	dm816x_hwmod_init();
631 632
	omap_hwmod_init_postsetup();
	if (of_have_populated_dt())
633
		omap_clk_soc_init = dm816x_dt_clk_init;
634 635 636
}
#endif

637 638 639
#ifdef CONFIG_SOC_AM33XX
void __init am33xx_init_early(void)
{
640 641
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
642
	omap2_control_base_init();
643
	omap3xxx_check_revision();
644
	am33xx_check_features();
645
	omap2_prcm_base_init();
646
	am33xx_powerdomains_init();
647
	am33xx_clockdomains_init();
648 649
	am33xx_hwmod_init();
	omap_hwmod_init_postsetup();
650
	omap_clk_soc_init = am33xx_dt_clk_init;
651
}
652 653 654 655 656

void __init am33xx_init_late(void)
{
	omap_common_late_init();
}
657 658
#endif

A
Afzal Mohammed 已提交
659 660 661 662 663
#ifdef CONFIG_SOC_AM43XX
void __init am43xx_init_early(void)
{
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
664
	omap2_control_base_init();
A
Afzal Mohammed 已提交
665
	omap3xxx_check_revision();
666
	am33xx_check_features();
667
	omap2_prcm_base_init();
A
Ambresh K 已提交
668 669 670 671
	am43xx_powerdomains_init();
	am43xx_clockdomains_init();
	am43xx_hwmod_init();
	omap_hwmod_init_postsetup();
672
	omap_l2_cache_init();
T
Tero Kristo 已提交
673
	omap_clk_soc_init = am43xx_dt_clk_init;
A
Afzal Mohammed 已提交
674
}
675 676 677 678

void __init am43xx_init_late(void)
{
	omap_common_late_init();
679
	omap2_clk_enable_autoidle_all();
680
}
A
Afzal Mohammed 已提交
681 682
#endif

683
#ifdef CONFIG_ARCH_OMAP4
684 685
void __init omap4430_init_early(void)
{
686 687
	omap2_set_globals_tap(OMAP443X_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE));
688
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE));
689
	omap2_control_base_init();
690 691
	omap4xxx_check_revision();
	omap4xxx_check_features();
692
	omap2_prcm_base_init();
693
	omap4_sar_ram_init();
694
	omap4_mpuss_early_init();
695
	omap4_pm_init_early();
696 697 698 699 700
	omap44xx_voltagedomains_init();
	omap44xx_powerdomains_init();
	omap44xx_clockdomains_init();
	omap44xx_hwmod_init();
	omap_hwmod_init_postsetup();
701
	omap_l2_cache_init();
702
	omap_clk_soc_init = omap4xxx_dt_clk_init;
703
}
704 705 706

void __init omap4430_init_late(void)
{
707
	omap_common_late_init();
708
	omap4_pm_init();
709
	omap2_clk_enable_autoidle_all();
710
}
711
#endif
712

713 714 715
#ifdef CONFIG_SOC_OMAP5
void __init omap5_init_early(void)
{
716 717
	omap2_set_globals_tap(OMAP54XX_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE));
718
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
719
	omap2_control_base_init();
720
	omap4_pm_init_early();
721
	omap2_prcm_base_init();
722
	omap5xxx_check_revision();
723
	omap4_sar_ram_init();
724 725 726 727 728
	omap54xx_voltagedomains_init();
	omap54xx_powerdomains_init();
	omap54xx_clockdomains_init();
	omap54xx_hwmod_init();
	omap_hwmod_init_postsetup();
729
	omap_clk_soc_init = omap5xxx_dt_clk_init;
730
}
731 732 733 734

void __init omap5_init_late(void)
{
	omap_common_late_init();
735 736
	omap4_pm_init();
	omap2_clk_enable_autoidle_all();
737
}
738 739
#endif

740 741 742
#ifdef CONFIG_SOC_DRA7XX
void __init dra7xx_init_early(void)
{
743 744
	omap2_set_globals_tap(DRA7XX_CLASS,
			      OMAP2_L4_IO_ADDRESS(DRA7XX_TAP_BASE));
745
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
746
	omap2_control_base_init();
747
	omap4_pm_init_early();
748
	omap2_prcm_base_init();
749
	dra7xxx_check_revision();
750 751 752 753
	dra7xx_powerdomains_init();
	dra7xx_clockdomains_init();
	dra7xx_hwmod_init();
	omap_hwmod_init_postsetup();
T
Tero Kristo 已提交
754
	omap_clk_soc_init = dra7xx_dt_clk_init;
755
}
756 757 758 759

void __init dra7xx_init_late(void)
{
	omap_common_late_init();
760 761
	omap4_pm_init();
	omap2_clk_enable_autoidle_all();
762
}
763 764 765
#endif


766
void __init omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,
767 768
				      struct omap_sdrc_params *sdrc_cs1)
{
769 770
	omap_sram_init();

771
	if (cpu_is_omap24xx() || omap3_has_sdrc()) {
772 773 774
		omap2_sdrc_init(sdrc_cs0, sdrc_cs1);
		_omap2_init_reprogram_sdrc();
	}
775
}
776 777 778 779 780 781 782 783

int __init omap_clk_init(void)
{
	int ret = 0;

	if (!omap_clk_soc_init)
		return 0;

784 785
	ti_clk_init_features();

786 787
	omap2_clk_setup_ll_ops();

788
	if (of_have_populated_dt()) {
789 790 791 792
		ret = omap_control_init();
		if (ret)
			return ret;

793
		ret = omap_prcm_init();
794 795
		if (ret)
			return ret;
796

797
		of_clk_init(NULL);
798

799
		ti_dt_clk_init_retry_clks();
800

801 802
		ti_dt_clockdomains_setup();
	}
803 804

	ret = omap_clk_soc_init();
805 806 807

	return ret;
}