io.c 17.7 KB
Newer Older
1 2 3 4 5 6
/*
 * linux/arch/arm/mach-omap2/io.c
 *
 * OMAP2 I/O mapping code
 *
 * Copyright (C) 2005 Nokia Corporation
7
 * Copyright (C) 2007-2009 Texas Instruments
8 9 10 11
 *
 * Author:
 *	Juha Yrjola <juha.yrjola@nokia.com>
 *	Syed Khasim <x0khasim@ti.com>
12
 *
13 14
 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
15 16 17 18 19 20 21
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
22
#include <linux/io.h>
23
#include <linux/clk.h>
24

25 26 27
#include <asm/tlb.h>
#include <asm/mach/map.h>

28
#include <linux/omap-dma.h>
29

30
#include "omap_hwmod.h"
31
#include "soc.h"
32
#include "iomap.h"
33
#include "voltage.h"
34
#include "powerdomain.h"
35
#include "clockdomain.h"
36
#include "common.h"
37
#include "clock.h"
38 39 40
#include "clock2xxx.h"
#include "clock3xxx.h"
#include "clock44xx.h"
41
#include "omap-pm.h"
42
#include "sdrc.h"
43
#include "control.h"
44
#include "serial.h"
45
#include "sram.h"
46 47
#include "cm2xxx.h"
#include "cm3xxx.h"
48
#include "cm33xx.h"
49
#include "cm44xx.h"
50 51 52 53
#include "prm.h"
#include "cm.h"
#include "prcm_mpu44xx.h"
#include "prminst44xx.h"
54 55
#include "prm2xxx.h"
#include "prm3xxx.h"
56
#include "prm33xx.h"
57
#include "prm44xx.h"
58
#include "opp2xxx.h"
59

60
/*
61
 * omap_clk_soc_init: points to a function that does the SoC-specific
62 63
 * clock initializations
 */
64
static int (*omap_clk_soc_init)(void);
65

66 67 68 69
/*
 * The machine specific code may provide the extra mapping besides the
 * default mapping provided here.
 */
70

71
#if defined(CONFIG_SOC_OMAP2420) || defined(CONFIG_SOC_OMAP2430)
72
static struct map_desc omap24xx_io_desc[] __initdata = {
73 74 75 76 77 78
	{
		.virtual	= L3_24XX_VIRT,
		.pfn		= __phys_to_pfn(L3_24XX_PHYS),
		.length		= L3_24XX_SIZE,
		.type		= MT_DEVICE
	},
79
	{
80 81 82 83
		.virtual	= L4_24XX_VIRT,
		.pfn		= __phys_to_pfn(L4_24XX_PHYS),
		.length		= L4_24XX_SIZE,
		.type		= MT_DEVICE
84
	},
85 86
};

87
#ifdef CONFIG_SOC_OMAP2420
88 89
static struct map_desc omap242x_io_desc[] __initdata = {
	{
90 91 92
		.virtual	= DSP_MEM_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MEM_2420_PHYS),
		.length		= DSP_MEM_2420_SIZE,
93 94 95
		.type		= MT_DEVICE
	},
	{
96 97 98
		.virtual	= DSP_IPI_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_IPI_2420_PHYS),
		.length		= DSP_IPI_2420_SIZE,
99
		.type		= MT_DEVICE
100
	},
101
	{
102 103 104
		.virtual	= DSP_MMU_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MMU_2420_PHYS),
		.length		= DSP_MMU_2420_SIZE,
105 106 107 108 109 110
		.type		= MT_DEVICE
	},
};

#endif

111
#ifdef CONFIG_SOC_OMAP2430
112
static struct map_desc omap243x_io_desc[] __initdata = {
113 114 115 116 117 118 119 120 121 122 123 124
	{
		.virtual	= L4_WK_243X_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_243X_PHYS),
		.length		= L4_WK_243X_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_GPMC_PHYS),
		.length		= OMAP243X_GPMC_SIZE,
		.type		= MT_DEVICE
	},
125 126 127 128 129 130 131 132 133 134 135 136 137
	{
		.virtual	= OMAP243X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SDRC_PHYS),
		.length		= OMAP243X_SDRC_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SMS_PHYS),
		.length		= OMAP243X_SMS_SIZE,
		.type		= MT_DEVICE
	},
};
138 139
#endif
#endif
140

141
#ifdef	CONFIG_ARCH_OMAP3
142
static struct map_desc omap34xx_io_desc[] __initdata = {
143
	{
144 145 146
		.virtual	= L3_34XX_VIRT,
		.pfn		= __phys_to_pfn(L3_34XX_PHYS),
		.length		= L3_34XX_SIZE,
147 148 149
		.type		= MT_DEVICE
	},
	{
150 151 152
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
153 154
		.type		= MT_DEVICE
	},
155 156 157 158
	{
		.virtual	= OMAP34XX_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP34XX_GPMC_PHYS),
		.length		= OMAP34XX_GPMC_SIZE,
159
		.type		= MT_DEVICE
160 161 162 163 164 165 166 167 168 169 170
	},
	{
		.virtual	= OMAP343X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SMS_PHYS),
		.length		= OMAP343X_SMS_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP343X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SDRC_PHYS),
		.length		= OMAP343X_SDRC_SIZE,
171
		.type		= MT_DEVICE
172 173 174 175 176 177 178 179 180 181 182 183 184
	},
	{
		.virtual	= L4_PER_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_34XX_PHYS),
		.length		= L4_PER_34XX_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= L4_EMU_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_EMU_34XX_PHYS),
		.length		= L4_EMU_34XX_SIZE,
		.type		= MT_DEVICE
	},
185
};
186
#endif
187

188
#ifdef CONFIG_SOC_TI81XX
189
static struct map_desc omapti81xx_io_desc[] __initdata = {
190 191 192 193 194 195 196 197 198
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	}
};
#endif

199
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
200
static struct map_desc omapam33xx_io_desc[] __initdata = {
201 202 203 204 205 206
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	},
207 208 209 210 211 212
	{
		.virtual	= L4_WK_AM33XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_AM33XX_PHYS),
		.length		= L4_WK_AM33XX_SIZE,
		.type		= MT_DEVICE
	}
213 214 215
};
#endif

216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237
#ifdef	CONFIG_ARCH_OMAP4
static struct map_desc omap44xx_io_desc[] __initdata = {
	{
		.virtual	= L3_44XX_VIRT,
		.pfn		= __phys_to_pfn(L3_44XX_PHYS),
		.length		= L3_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_44XX_PHYS),
		.length		= L4_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_44XX_PHYS),
		.length		= L4_PER_44XX_SIZE,
		.type		= MT_DEVICE,
	},
};
#endif
238

239
#if defined(CONFIG_SOC_OMAP5) || defined(CONFIG_SOC_DRA7XX)
240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267
static struct map_desc omap54xx_io_desc[] __initdata = {
	{
		.virtual	= L3_54XX_VIRT,
		.pfn		= __phys_to_pfn(L3_54XX_PHYS),
		.length		= L3_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_54XX_PHYS),
		.length		= L4_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_WK_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_54XX_PHYS),
		.length		= L4_WK_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_54XX_PHYS),
		.length		= L4_PER_54XX_SIZE,
		.type		= MT_DEVICE,
	},
};
#endif

268
#ifdef CONFIG_SOC_OMAP2420
269
void __init omap242x_map_io(void)
270
{
271 272
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap242x_io_desc, ARRAY_SIZE(omap242x_io_desc));
273
}
274 275
#endif

276
#ifdef CONFIG_SOC_OMAP2430
277
void __init omap243x_map_io(void)
278
{
279 280
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap243x_io_desc, ARRAY_SIZE(omap243x_io_desc));
281
}
282 283
#endif

284
#ifdef CONFIG_ARCH_OMAP3
285
void __init omap3_map_io(void)
286
{
287
	iotable_init(omap34xx_io_desc, ARRAY_SIZE(omap34xx_io_desc));
288
}
289
#endif
290

291
#ifdef CONFIG_SOC_TI81XX
292
void __init ti81xx_map_io(void)
293
{
294
	iotable_init(omapti81xx_io_desc, ARRAY_SIZE(omapti81xx_io_desc));
295 296 297
}
#endif

298
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
299
void __init am33xx_map_io(void)
300
{
301
	iotable_init(omapam33xx_io_desc, ARRAY_SIZE(omapam33xx_io_desc));
302 303 304
}
#endif

305
#ifdef CONFIG_ARCH_OMAP4
306
void __init omap4_map_io(void)
307
{
308
	iotable_init(omap44xx_io_desc, ARRAY_SIZE(omap44xx_io_desc));
309
	omap_barriers_init();
310
}
311
#endif
312

313
#if defined(CONFIG_SOC_OMAP5) ||  defined(CONFIG_SOC_DRA7XX)
314
void __init omap5_map_io(void)
315 316
{
	iotable_init(omap54xx_io_desc, ARRAY_SIZE(omap54xx_io_desc));
317
	omap_barriers_init();
318 319
}
#endif
320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339
/*
 * omap2_init_reprogram_sdrc - reprogram SDRC timing parameters
 *
 * Sets the CORE DPLL3 M2 divider to the same value that it's at
 * currently.  This has the effect of setting the SDRC SDRAM AC timing
 * registers to the values currently defined by the kernel.  Currently
 * only defined for OMAP3; will return 0 if called on OMAP2.  Returns
 * -EINVAL if the dpll3_m2_ck cannot be found, 0 if called on OMAP2,
 * or passes along the return value of clk_set_rate().
 */
static int __init _omap2_init_reprogram_sdrc(void)
{
	struct clk *dpll3_m2_ck;
	int v = -EINVAL;
	long rate;

	if (!cpu_is_omap34xx())
		return 0;

	dpll3_m2_ck = clk_get(NULL, "dpll3_m2_ck");
340
	if (IS_ERR(dpll3_m2_ck))
341 342 343 344 345 346 347 348 349 350 351 352 353
		return -EINVAL;

	rate = clk_get_rate(dpll3_m2_ck);
	pr_info("Reprogramming SDRC clock to %ld Hz\n", rate);
	v = clk_set_rate(dpll3_m2_ck, rate);
	if (v)
		pr_err("dpll3_m2_clk rate change failed: %d\n", v);

	clk_put(dpll3_m2_ck);

	return v;
}

P
Paul Walmsley 已提交
354 355 356 357 358
static int _set_hwmod_postsetup_state(struct omap_hwmod *oh, void *data)
{
	return omap_hwmod_set_postsetup_state(oh, *(u8 *)data);
}

359 360 361
static void __init omap_hwmod_init_postsetup(void)
{
	u8 postsetup_state;
P
Paul Walmsley 已提交
362 363 364 365 366 367 368 369

	/* Set the default postsetup state for all hwmods */
#ifdef CONFIG_PM_RUNTIME
	postsetup_state = _HWMOD_STATE_IDLE;
#else
	postsetup_state = _HWMOD_STATE_ENABLED;
#endif
	omap_hwmod_for_each(_set_hwmod_postsetup_state, &postsetup_state);
370

371
	omap_pm_if_early_init();
372 373
}

374
static void __init __maybe_unused omap_common_late_init(void)
375 376 377
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
378
	omap_soc_device_init();
379 380
}

381
#ifdef CONFIG_SOC_OMAP2420
382 383
void __init omap2420_init_early(void)
{
384 385 386 387 388
	omap2_set_globals_tap(OMAP242X_CLASS, OMAP2_L4_IO_ADDRESS(0x48014000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE),
				  NULL);
389 390
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP2420_CM_BASE), NULL);
391
	omap2xxx_check_revision();
392
	omap2xxx_prm_init();
393
	omap2xxx_cm_init();
394 395 396 397 398
	omap2xxx_voltagedomains_init();
	omap242x_powerdomains_init();
	omap242x_clockdomains_init();
	omap2420_hwmod_init();
	omap_hwmod_init_postsetup();
399 400
	omap_clk_soc_init = omap2420_dt_clk_init;
	rate_table = omap2420_rate_table;
401
}
402 403 404

void __init omap2420_init_late(void)
{
405
	omap_common_late_init();
406
	omap2_pm_init();
407
	omap2_clk_enable_autoidle_all();
408
}
409
#endif
410

411
#ifdef CONFIG_SOC_OMAP2430
412 413
void __init omap2430_init_early(void)
{
414 415 416 417 418
	omap2_set_globals_tap(OMAP243X_CLASS, OMAP2_L4_IO_ADDRESS(0x4900a000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE),
				  NULL);
419 420
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP2430_CM_BASE), NULL);
421
	omap2xxx_check_revision();
422
	omap2xxx_prm_init();
423
	omap2xxx_cm_init();
424 425 426 427 428
	omap2xxx_voltagedomains_init();
	omap243x_powerdomains_init();
	omap243x_clockdomains_init();
	omap2430_hwmod_init();
	omap_hwmod_init_postsetup();
429 430
	omap_clk_soc_init = omap2430_dt_clk_init;
	rate_table = omap2430_rate_table;
431
}
432 433 434

void __init omap2430_init_late(void)
{
435
	omap_common_late_init();
436
	omap2_pm_init();
437
	omap2_clk_enable_autoidle_all();
438
}
439
#endif
440 441 442 443 444

/*
 * Currently only board-omap3beagle.c should call this because of the
 * same machine_id for 34xx and 36xx beagle.. Will get fixed with DT.
 */
445
#ifdef CONFIG_ARCH_OMAP3
446 447
void __init omap3_init_early(void)
{
448 449 450 451 452
	omap2_set_globals_tap(OMAP343X_CLASS, OMAP2_L4_IO_ADDRESS(0x4830A000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE),
				  NULL);
453 454
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE), NULL);
455 456
	omap3xxx_check_revision();
	omap3xxx_check_features();
457
	omap3xxx_prm_init();
458
	omap3xxx_cm_init();
459 460 461 462 463
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
464
	omap_clk_soc_init = omap3xxx_clk_init;
465 466 467 468
}

void __init omap3430_init_early(void)
{
469
	omap3_init_early();
470 471
	if (of_have_populated_dt())
		omap_clk_soc_init = omap3430_dt_clk_init;
472 473 474 475
}

void __init omap35xx_init_early(void)
{
476
	omap3_init_early();
477 478
	if (of_have_populated_dt())
		omap_clk_soc_init = omap3430_dt_clk_init;
479 480 481 482
}

void __init omap3630_init_early(void)
{
483
	omap3_init_early();
484 485
	if (of_have_populated_dt())
		omap_clk_soc_init = omap3630_dt_clk_init;
486 487 488 489
}

void __init am35xx_init_early(void)
{
490
	omap3_init_early();
491 492
	if (of_have_populated_dt())
		omap_clk_soc_init = am35xx_dt_clk_init;
493 494
}

495
void __init ti81xx_init_early(void)
496
{
497 498 499 500
	omap2_set_globals_tap(OMAP343X_CLASS,
			      OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(TI81XX_CTRL_BASE),
				  NULL);
501 502
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE), NULL);
503 504
	omap3xxx_check_revision();
	ti81xx_check_features();
505 506 507 508 509
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
510 511 512 513
	if (of_have_populated_dt())
		omap_clk_soc_init = ti81xx_dt_clk_init;
	else
		omap_clk_soc_init = omap3xxx_clk_init;
514
}
515 516 517

void __init omap3_init_late(void)
{
518
	omap_common_late_init();
519
	omap3_pm_init();
520
	omap2_clk_enable_autoidle_all();
521 522 523 524
}

void __init omap3430_init_late(void)
{
525
	omap_common_late_init();
526
	omap3_pm_init();
527
	omap2_clk_enable_autoidle_all();
528 529 530 531
}

void __init omap35xx_init_late(void)
{
532
	omap_common_late_init();
533
	omap3_pm_init();
534
	omap2_clk_enable_autoidle_all();
535 536 537 538
}

void __init omap3630_init_late(void)
{
539
	omap_common_late_init();
540
	omap3_pm_init();
541
	omap2_clk_enable_autoidle_all();
542 543 544 545
}

void __init am35xx_init_late(void)
{
546
	omap_common_late_init();
547
	omap3_pm_init();
548
	omap2_clk_enable_autoidle_all();
549 550 551 552
}

void __init ti81xx_init_late(void)
{
553
	omap_common_late_init();
554
	omap3_pm_init();
555
	omap2_clk_enable_autoidle_all();
556
}
557
#endif
558

559 560 561
#ifdef CONFIG_SOC_AM33XX
void __init am33xx_init_early(void)
{
562 563 564 565
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
	omap2_set_globals_control(AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
				  NULL);
566 567
	omap2_set_globals_prm(AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE));
	omap2_set_globals_cm(AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE), NULL);
568
	omap3xxx_check_revision();
569
	am33xx_check_features();
570
	am33xx_prm_init();
571
	am33xx_cm_init();
572
	am33xx_powerdomains_init();
573
	am33xx_clockdomains_init();
574 575
	am33xx_hwmod_init();
	omap_hwmod_init_postsetup();
576
	omap_clk_soc_init = am33xx_dt_clk_init;
577
}
578 579 580 581 582

void __init am33xx_init_late(void)
{
	omap_common_late_init();
}
583 584
#endif

A
Afzal Mohammed 已提交
585 586 587 588 589 590 591 592 593
#ifdef CONFIG_SOC_AM43XX
void __init am43xx_init_early(void)
{
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
	omap2_set_globals_control(AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
				  NULL);
	omap2_set_globals_prm(AM33XX_L4_WK_IO_ADDRESS(AM43XX_PRCM_BASE));
	omap2_set_globals_cm(AM33XX_L4_WK_IO_ADDRESS(AM43XX_PRCM_BASE), NULL);
A
Ambresh K 已提交
594 595
	omap_prm_base_init();
	omap_cm_base_init();
A
Afzal Mohammed 已提交
596
	omap3xxx_check_revision();
597
	am33xx_check_features();
598
	omap44xx_prm_init();
599
	omap4_cm_init();
A
Ambresh K 已提交
600 601 602 603
	am43xx_powerdomains_init();
	am43xx_clockdomains_init();
	am43xx_hwmod_init();
	omap_hwmod_init_postsetup();
604
	omap_l2_cache_init();
T
Tero Kristo 已提交
605
	omap_clk_soc_init = am43xx_dt_clk_init;
A
Afzal Mohammed 已提交
606
}
607 608 609 610 611

void __init am43xx_init_late(void)
{
	omap_common_late_init();
}
A
Afzal Mohammed 已提交
612 613
#endif

614
#ifdef CONFIG_ARCH_OMAP4
615 616
void __init omap4430_init_early(void)
{
617 618 619 620
	omap2_set_globals_tap(OMAP443X_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(OMAP443X_CTRL_BASE));
621 622 623 624 625 626
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP4430_CM_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE));
	omap_prm_base_init();
	omap_cm_base_init();
627 628
	omap4xxx_check_revision();
	omap4xxx_check_features();
629
	omap4_cm_init();
630
	omap4_pm_init_early();
631
	omap44xx_prm_init();
632 633 634 635 636
	omap44xx_voltagedomains_init();
	omap44xx_powerdomains_init();
	omap44xx_clockdomains_init();
	omap44xx_hwmod_init();
	omap_hwmod_init_postsetup();
637
	omap_l2_cache_init();
638
	omap_clk_soc_init = omap4xxx_dt_clk_init;
639
}
640 641 642

void __init omap4430_init_late(void)
{
643
	omap_common_late_init();
644
	omap4_pm_init();
645
	omap2_clk_enable_autoidle_all();
646
}
647
#endif
648

649 650 651
#ifdef CONFIG_SOC_OMAP5
void __init omap5_init_early(void)
{
652 653 654 655
	omap2_set_globals_tap(OMAP54XX_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(OMAP54XX_CTRL_BASE));
656 657 658 659
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_AON_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
660
	omap4_pm_init_early();
661 662
	omap_prm_base_init();
	omap_cm_base_init();
663
	omap44xx_prm_init();
664
	omap5xxx_check_revision();
665
	omap4_cm_init();
666 667 668 669 670
	omap54xx_voltagedomains_init();
	omap54xx_powerdomains_init();
	omap54xx_clockdomains_init();
	omap54xx_hwmod_init();
	omap_hwmod_init_postsetup();
671
	omap_clk_soc_init = omap5xxx_dt_clk_init;
672
}
673 674 675 676

void __init omap5_init_late(void)
{
	omap_common_late_init();
677 678
	omap4_pm_init();
	omap2_clk_enable_autoidle_all();
679
}
680 681
#endif

682 683 684 685 686 687 688 689 690 691
#ifdef CONFIG_SOC_DRA7XX
void __init dra7xx_init_early(void)
{
	omap2_set_globals_tap(-1, OMAP2_L4_IO_ADDRESS(DRA7XX_TAP_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(DRA7XX_CTRL_BASE));
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(DRA7XX_CM_CORE_AON_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
692
	omap4_pm_init_early();
693 694
	omap_prm_base_init();
	omap_cm_base_init();
695
	omap44xx_prm_init();
696
	dra7xxx_check_revision();
697
	omap4_cm_init();
698 699 700 701
	dra7xx_powerdomains_init();
	dra7xx_clockdomains_init();
	dra7xx_hwmod_init();
	omap_hwmod_init_postsetup();
T
Tero Kristo 已提交
702
	omap_clk_soc_init = dra7xx_dt_clk_init;
703
}
704 705 706 707

void __init dra7xx_init_late(void)
{
	omap_common_late_init();
708 709
	omap4_pm_init();
	omap2_clk_enable_autoidle_all();
710
}
711 712 713
#endif


714
void __init omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,
715 716
				      struct omap_sdrc_params *sdrc_cs1)
{
717 718
	omap_sram_init();

719
	if (cpu_is_omap24xx() || omap3_has_sdrc()) {
720 721 722
		omap2_sdrc_init(sdrc_cs0, sdrc_cs1);
		_omap2_init_reprogram_sdrc();
	}
723
}
724 725 726 727 728 729 730 731

int __init omap_clk_init(void)
{
	int ret = 0;

	if (!omap_clk_soc_init)
		return 0;

732 733
	ti_clk_init_features();

734
	ret = of_prcm_init();
735 736 737 738 739 740 741 742 743 744
	if (ret)
		return ret;

	of_clk_init(NULL);

	ti_dt_clk_init_retry_clks();

	ti_dt_clockdomains_setup();

	ret = omap_clk_soc_init();
745 746 747

	return ret;
}