io.c 14.8 KB
Newer Older
1 2 3 4 5 6
/*
 * linux/arch/arm/mach-omap2/io.c
 *
 * OMAP2 I/O mapping code
 *
 * Copyright (C) 2005 Nokia Corporation
7
 * Copyright (C) 2007-2009 Texas Instruments
8 9 10 11
 *
 * Author:
 *	Juha Yrjola <juha.yrjola@nokia.com>
 *	Syed Khasim <x0khasim@ti.com>
12
 *
13 14
 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
15 16 17 18 19 20 21
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
22
#include <linux/io.h>
23
#include <linux/clk.h>
24

25 26 27
#include <asm/tlb.h>
#include <asm/mach/map.h>

28
#include <plat-omap/dma-omap.h>
29

30
#include "omap_hwmod.h"
31
#include "soc.h"
32
#include "iomap.h"
33
#include "voltage.h"
34
#include "powerdomain.h"
35
#include "clockdomain.h"
36
#include "common.h"
37
#include "clock.h"
38 39 40
#include "clock2xxx.h"
#include "clock3xxx.h"
#include "clock44xx.h"
41
#include "omap-pm.h"
42
#include "sdrc.h"
43
#include "control.h"
44
#include "serial.h"
45
#include "sram.h"
46 47
#include "cm2xxx.h"
#include "cm3xxx.h"
48 49 50 51 52
#include "prm.h"
#include "cm.h"
#include "prcm_mpu44xx.h"
#include "prminst44xx.h"
#include "cminst44xx.h"
53 54 55
#include "prm2xxx.h"
#include "prm3xxx.h"
#include "prm44xx.h"
56

57 58 59 60
/*
 * The machine specific code may provide the extra mapping besides the
 * default mapping provided here.
 */
61

62
#if defined(CONFIG_SOC_OMAP2420) || defined(CONFIG_SOC_OMAP2430)
63
static struct map_desc omap24xx_io_desc[] __initdata = {
64 65 66 67 68 69
	{
		.virtual	= L3_24XX_VIRT,
		.pfn		= __phys_to_pfn(L3_24XX_PHYS),
		.length		= L3_24XX_SIZE,
		.type		= MT_DEVICE
	},
70
	{
71 72 73 74
		.virtual	= L4_24XX_VIRT,
		.pfn		= __phys_to_pfn(L4_24XX_PHYS),
		.length		= L4_24XX_SIZE,
		.type		= MT_DEVICE
75
	},
76 77
};

78
#ifdef CONFIG_SOC_OMAP2420
79 80
static struct map_desc omap242x_io_desc[] __initdata = {
	{
81 82 83
		.virtual	= DSP_MEM_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MEM_2420_PHYS),
		.length		= DSP_MEM_2420_SIZE,
84 85 86
		.type		= MT_DEVICE
	},
	{
87 88 89
		.virtual	= DSP_IPI_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_IPI_2420_PHYS),
		.length		= DSP_IPI_2420_SIZE,
90
		.type		= MT_DEVICE
91
	},
92
	{
93 94 95
		.virtual	= DSP_MMU_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MMU_2420_PHYS),
		.length		= DSP_MMU_2420_SIZE,
96 97 98 99 100 101
		.type		= MT_DEVICE
	},
};

#endif

102
#ifdef CONFIG_SOC_OMAP2430
103
static struct map_desc omap243x_io_desc[] __initdata = {
104 105 106 107 108 109 110 111 112 113 114 115
	{
		.virtual	= L4_WK_243X_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_243X_PHYS),
		.length		= L4_WK_243X_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_GPMC_PHYS),
		.length		= OMAP243X_GPMC_SIZE,
		.type		= MT_DEVICE
	},
116 117 118 119 120 121 122 123 124 125 126 127 128
	{
		.virtual	= OMAP243X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SDRC_PHYS),
		.length		= OMAP243X_SDRC_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SMS_PHYS),
		.length		= OMAP243X_SMS_SIZE,
		.type		= MT_DEVICE
	},
};
129 130
#endif
#endif
131

132
#ifdef	CONFIG_ARCH_OMAP3
133
static struct map_desc omap34xx_io_desc[] __initdata = {
134
	{
135 136 137
		.virtual	= L3_34XX_VIRT,
		.pfn		= __phys_to_pfn(L3_34XX_PHYS),
		.length		= L3_34XX_SIZE,
138 139 140
		.type		= MT_DEVICE
	},
	{
141 142 143
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
144 145
		.type		= MT_DEVICE
	},
146 147 148 149
	{
		.virtual	= OMAP34XX_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP34XX_GPMC_PHYS),
		.length		= OMAP34XX_GPMC_SIZE,
150
		.type		= MT_DEVICE
151 152 153 154 155 156 157 158 159 160 161
	},
	{
		.virtual	= OMAP343X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SMS_PHYS),
		.length		= OMAP343X_SMS_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP343X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SDRC_PHYS),
		.length		= OMAP343X_SDRC_SIZE,
162
		.type		= MT_DEVICE
163 164 165 166 167 168 169 170 171 172 173 174 175
	},
	{
		.virtual	= L4_PER_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_34XX_PHYS),
		.length		= L4_PER_34XX_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= L4_EMU_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_EMU_34XX_PHYS),
		.length		= L4_EMU_34XX_SIZE,
		.type		= MT_DEVICE
	},
176 177 178 179 180 181 182 183 184
#if defined(CONFIG_DEBUG_LL) &&							\
	(defined(CONFIG_MACH_OMAP_ZOOM2) || defined(CONFIG_MACH_OMAP_ZOOM3))
	{
		.virtual	= ZOOM_UART_VIRT,
		.pfn		= __phys_to_pfn(ZOOM_UART_BASE),
		.length		= SZ_1M,
		.type		= MT_DEVICE
	},
#endif
185
};
186
#endif
187

188
#ifdef CONFIG_SOC_TI81XX
189
static struct map_desc omapti81xx_io_desc[] __initdata = {
190 191 192 193 194 195 196 197 198
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	}
};
#endif

199
#ifdef CONFIG_SOC_AM33XX
200
static struct map_desc omapam33xx_io_desc[] __initdata = {
201 202 203 204 205 206
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	},
207 208 209 210 211 212
	{
		.virtual	= L4_WK_AM33XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_AM33XX_PHYS),
		.length		= L4_WK_AM33XX_SIZE,
		.type		= MT_DEVICE
	}
213 214 215
};
#endif

216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235
#ifdef	CONFIG_ARCH_OMAP4
static struct map_desc omap44xx_io_desc[] __initdata = {
	{
		.virtual	= L3_44XX_VIRT,
		.pfn		= __phys_to_pfn(L3_44XX_PHYS),
		.length		= L3_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_44XX_PHYS),
		.length		= L4_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_44XX_PHYS),
		.length		= L4_PER_44XX_SIZE,
		.type		= MT_DEVICE,
	},
236 237 238 239 240 241 242 243 244
#ifdef CONFIG_OMAP4_ERRATA_I688
	{
		.virtual	= OMAP4_SRAM_VA,
		.pfn		= __phys_to_pfn(OMAP4_SRAM_PA),
		.length		= PAGE_SIZE,
		.type		= MT_MEMORY_SO,
	},
#endif

245 246
};
#endif
247

248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276
#ifdef	CONFIG_SOC_OMAP5
static struct map_desc omap54xx_io_desc[] __initdata = {
	{
		.virtual	= L3_54XX_VIRT,
		.pfn		= __phys_to_pfn(L3_54XX_PHYS),
		.length		= L3_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_54XX_PHYS),
		.length		= L4_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_WK_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_54XX_PHYS),
		.length		= L4_WK_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_54XX_PHYS),
		.length		= L4_PER_54XX_SIZE,
		.type		= MT_DEVICE,
	},
};
#endif

277
#ifdef CONFIG_SOC_OMAP2420
278
void __init omap242x_map_io(void)
279
{
280 281
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap242x_io_desc, ARRAY_SIZE(omap242x_io_desc));
282
}
283 284
#endif

285
#ifdef CONFIG_SOC_OMAP2430
286
void __init omap243x_map_io(void)
287
{
288 289
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap243x_io_desc, ARRAY_SIZE(omap243x_io_desc));
290
}
291 292
#endif

293
#ifdef CONFIG_ARCH_OMAP3
294
void __init omap3_map_io(void)
295
{
296
	iotable_init(omap34xx_io_desc, ARRAY_SIZE(omap34xx_io_desc));
297
}
298
#endif
299

300
#ifdef CONFIG_SOC_TI81XX
301
void __init ti81xx_map_io(void)
302
{
303
	iotable_init(omapti81xx_io_desc, ARRAY_SIZE(omapti81xx_io_desc));
304 305 306
}
#endif

307
#ifdef CONFIG_SOC_AM33XX
308
void __init am33xx_map_io(void)
309
{
310
	iotable_init(omapam33xx_io_desc, ARRAY_SIZE(omapam33xx_io_desc));
311 312 313
}
#endif

314
#ifdef CONFIG_ARCH_OMAP4
315
void __init omap4_map_io(void)
316
{
317
	iotable_init(omap44xx_io_desc, ARRAY_SIZE(omap44xx_io_desc));
318
	omap_barriers_init();
319
}
320
#endif
321

322
#ifdef CONFIG_SOC_OMAP5
323
void __init omap5_map_io(void)
324 325 326 327
{
	iotable_init(omap54xx_io_desc, ARRAY_SIZE(omap54xx_io_desc));
}
#endif
328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347
/*
 * omap2_init_reprogram_sdrc - reprogram SDRC timing parameters
 *
 * Sets the CORE DPLL3 M2 divider to the same value that it's at
 * currently.  This has the effect of setting the SDRC SDRAM AC timing
 * registers to the values currently defined by the kernel.  Currently
 * only defined for OMAP3; will return 0 if called on OMAP2.  Returns
 * -EINVAL if the dpll3_m2_ck cannot be found, 0 if called on OMAP2,
 * or passes along the return value of clk_set_rate().
 */
static int __init _omap2_init_reprogram_sdrc(void)
{
	struct clk *dpll3_m2_ck;
	int v = -EINVAL;
	long rate;

	if (!cpu_is_omap34xx())
		return 0;

	dpll3_m2_ck = clk_get(NULL, "dpll3_m2_ck");
348
	if (IS_ERR(dpll3_m2_ck))
349 350 351 352 353 354 355 356 357 358 359 360 361
		return -EINVAL;

	rate = clk_get_rate(dpll3_m2_ck);
	pr_info("Reprogramming SDRC clock to %ld Hz\n", rate);
	v = clk_set_rate(dpll3_m2_ck, rate);
	if (v)
		pr_err("dpll3_m2_clk rate change failed: %d\n", v);

	clk_put(dpll3_m2_ck);

	return v;
}

P
Paul Walmsley 已提交
362 363 364 365 366
static int _set_hwmod_postsetup_state(struct omap_hwmod *oh, void *data)
{
	return omap_hwmod_set_postsetup_state(oh, *(u8 *)data);
}

367 368 369
static void __init omap_hwmod_init_postsetup(void)
{
	u8 postsetup_state;
P
Paul Walmsley 已提交
370 371 372 373 374 375 376 377

	/* Set the default postsetup state for all hwmods */
#ifdef CONFIG_PM_RUNTIME
	postsetup_state = _HWMOD_STATE_IDLE;
#else
	postsetup_state = _HWMOD_STATE_ENABLED;
#endif
	omap_hwmod_for_each(_set_hwmod_postsetup_state, &postsetup_state);
378

379
	omap_pm_if_early_init();
380 381
}

382
#ifdef CONFIG_SOC_OMAP2420
383 384
void __init omap2420_init_early(void)
{
385 386 387 388 389
	omap2_set_globals_tap(OMAP242X_CLASS, OMAP2_L4_IO_ADDRESS(0x48014000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE),
				  NULL);
390 391
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP2420_CM_BASE), NULL);
392
	omap2xxx_check_revision();
393
	omap2xxx_prm_init();
394
	omap2xxx_cm_init();
395 396 397 398 399 400
	omap2xxx_voltagedomains_init();
	omap242x_powerdomains_init();
	omap242x_clockdomains_init();
	omap2420_hwmod_init();
	omap_hwmod_init_postsetup();
	omap2420_clk_init();
401
}
402 403 404 405 406 407

void __init omap2420_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap2_pm_init();
408
	omap2_clk_enable_autoidle_all();
409
}
410
#endif
411

412
#ifdef CONFIG_SOC_OMAP2430
413 414
void __init omap2430_init_early(void)
{
415 416 417 418 419
	omap2_set_globals_tap(OMAP243X_CLASS, OMAP2_L4_IO_ADDRESS(0x4900a000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE),
				  NULL);
420 421
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP2430_CM_BASE), NULL);
422
	omap2xxx_check_revision();
423
	omap2xxx_prm_init();
424
	omap2xxx_cm_init();
425 426 427 428 429 430 431
	omap2xxx_voltagedomains_init();
	omap243x_powerdomains_init();
	omap243x_clockdomains_init();
	omap2430_hwmod_init();
	omap_hwmod_init_postsetup();
	omap2430_clk_init();
}
432 433 434 435 436 437

void __init omap2430_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap2_pm_init();
438
	omap2_clk_enable_autoidle_all();
439
}
440
#endif
441 442 443 444 445

/*
 * Currently only board-omap3beagle.c should call this because of the
 * same machine_id for 34xx and 36xx beagle.. Will get fixed with DT.
 */
446
#ifdef CONFIG_ARCH_OMAP3
447 448
void __init omap3_init_early(void)
{
449 450 451 452 453
	omap2_set_globals_tap(OMAP343X_CLASS, OMAP2_L4_IO_ADDRESS(0x4830A000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE),
				  NULL);
454 455
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE), NULL);
456 457
	omap3xxx_check_revision();
	omap3xxx_check_features();
458
	omap3xxx_prm_init();
459
	omap3xxx_cm_init();
460 461 462 463 464 465
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
	omap3xxx_clk_init();
466 467 468 469
}

void __init omap3430_init_early(void)
{
470
	omap3_init_early();
471 472 473 474
}

void __init omap35xx_init_early(void)
{
475
	omap3_init_early();
476 477 478 479
}

void __init omap3630_init_early(void)
{
480
	omap3_init_early();
481 482 483 484
}

void __init am35xx_init_early(void)
{
485
	omap3_init_early();
486 487
}

488
void __init ti81xx_init_early(void)
489
{
490 491 492 493
	omap2_set_globals_tap(OMAP343X_CLASS,
			      OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(TI81XX_CTRL_BASE),
				  NULL);
494 495
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE), NULL);
496 497
	omap3xxx_check_revision();
	ti81xx_check_features();
498 499 500 501 502 503
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
	omap3xxx_clk_init();
504
}
505 506 507 508 509 510

void __init omap3_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap3_pm_init();
511
	omap2_clk_enable_autoidle_all();
512 513 514 515 516 517 518
}

void __init omap3430_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap3_pm_init();
519
	omap2_clk_enable_autoidle_all();
520 521 522 523 524 525 526
}

void __init omap35xx_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap3_pm_init();
527
	omap2_clk_enable_autoidle_all();
528 529 530 531 532 533 534
}

void __init omap3630_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap3_pm_init();
535
	omap2_clk_enable_autoidle_all();
536 537 538 539 540 541 542
}

void __init am35xx_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap3_pm_init();
543
	omap2_clk_enable_autoidle_all();
544 545 546 547 548 549 550
}

void __init ti81xx_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap3_pm_init();
551
	omap2_clk_enable_autoidle_all();
552
}
553
#endif
554

555 556 557
#ifdef CONFIG_SOC_AM33XX
void __init am33xx_init_early(void)
{
558 559 560 561
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
	omap2_set_globals_control(AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
				  NULL);
562 563
	omap2_set_globals_prm(AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE));
	omap2_set_globals_cm(AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE), NULL);
564 565
	omap3xxx_check_revision();
	ti81xx_check_features();
566
	am33xx_voltagedomains_init();
567
	am33xx_powerdomains_init();
568
	am33xx_clockdomains_init();
569 570
	am33xx_hwmod_init();
	omap_hwmod_init_postsetup();
571
	am33xx_clk_init();
572 573 574
}
#endif

575
#ifdef CONFIG_ARCH_OMAP4
576 577
void __init omap4430_init_early(void)
{
578 579 580 581
	omap2_set_globals_tap(OMAP443X_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(OMAP443X_CTRL_BASE));
582 583 584 585 586 587
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP4430_CM_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE));
	omap_prm_base_init();
	omap_cm_base_init();
588 589
	omap4xxx_check_revision();
	omap4xxx_check_features();
590
	omap44xx_prm_init();
591 592 593 594 595 596
	omap44xx_voltagedomains_init();
	omap44xx_powerdomains_init();
	omap44xx_clockdomains_init();
	omap44xx_hwmod_init();
	omap_hwmod_init_postsetup();
	omap4xxx_clk_init();
597
}
598 599 600 601 602 603

void __init omap4430_init_late(void)
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
	omap4_pm_init();
604
	omap2_clk_enable_autoidle_all();
605
}
606
#endif
607

608 609 610
#ifdef CONFIG_SOC_OMAP5
void __init omap5_init_early(void)
{
611 612 613 614
	omap2_set_globals_tap(OMAP54XX_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(OMAP54XX_CTRL_BASE));
615 616 617 618 619 620
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_AON_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
	omap_prm_base_init();
	omap_cm_base_init();
621 622 623 624
	omap5xxx_check_revision();
}
#endif

625
void __init omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,
626 627
				      struct omap_sdrc_params *sdrc_cs1)
{
628 629
	omap_sram_init();

630
	if (cpu_is_omap24xx() || omap3_has_sdrc()) {
631 632 633
		omap2_sdrc_init(sdrc_cs0, sdrc_cs1);
		_omap2_init_reprogram_sdrc();
	}
634
}