io.c 16.5 KB
Newer Older
1 2 3 4 5 6
/*
 * linux/arch/arm/mach-omap2/io.c
 *
 * OMAP2 I/O mapping code
 *
 * Copyright (C) 2005 Nokia Corporation
7
 * Copyright (C) 2007-2009 Texas Instruments
8 9 10 11
 *
 * Author:
 *	Juha Yrjola <juha.yrjola@nokia.com>
 *	Syed Khasim <x0khasim@ti.com>
12
 *
13 14
 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
15 16 17 18 19 20 21
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
22
#include <linux/io.h>
23
#include <linux/clk.h>
24

25 26 27
#include <asm/tlb.h>
#include <asm/mach/map.h>

28
#include <linux/omap-dma.h>
29

30
#include "omap_hwmod.h"
31
#include "soc.h"
32
#include "iomap.h"
33
#include "voltage.h"
34
#include "powerdomain.h"
35
#include "clockdomain.h"
36
#include "common.h"
37
#include "clock.h"
38 39 40
#include "clock2xxx.h"
#include "clock3xxx.h"
#include "clock44xx.h"
41
#include "omap-pm.h"
42
#include "sdrc.h"
43
#include "control.h"
44
#include "serial.h"
45
#include "sram.h"
46 47
#include "cm2xxx.h"
#include "cm3xxx.h"
48 49 50 51 52
#include "prm.h"
#include "cm.h"
#include "prcm_mpu44xx.h"
#include "prminst44xx.h"
#include "cminst44xx.h"
53 54 55
#include "prm2xxx.h"
#include "prm3xxx.h"
#include "prm44xx.h"
56

57 58 59 60 61 62
/*
 * omap_clk_init: points to a function that does the SoC-specific
 * clock initializations
 */
int (*omap_clk_init)(void);

63 64 65 66
/*
 * The machine specific code may provide the extra mapping besides the
 * default mapping provided here.
 */
67

68
#if defined(CONFIG_SOC_OMAP2420) || defined(CONFIG_SOC_OMAP2430)
69
static struct map_desc omap24xx_io_desc[] __initdata = {
70 71 72 73 74 75
	{
		.virtual	= L3_24XX_VIRT,
		.pfn		= __phys_to_pfn(L3_24XX_PHYS),
		.length		= L3_24XX_SIZE,
		.type		= MT_DEVICE
	},
76
	{
77 78 79 80
		.virtual	= L4_24XX_VIRT,
		.pfn		= __phys_to_pfn(L4_24XX_PHYS),
		.length		= L4_24XX_SIZE,
		.type		= MT_DEVICE
81
	},
82 83
};

84
#ifdef CONFIG_SOC_OMAP2420
85 86
static struct map_desc omap242x_io_desc[] __initdata = {
	{
87 88 89
		.virtual	= DSP_MEM_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MEM_2420_PHYS),
		.length		= DSP_MEM_2420_SIZE,
90 91 92
		.type		= MT_DEVICE
	},
	{
93 94 95
		.virtual	= DSP_IPI_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_IPI_2420_PHYS),
		.length		= DSP_IPI_2420_SIZE,
96
		.type		= MT_DEVICE
97
	},
98
	{
99 100 101
		.virtual	= DSP_MMU_2420_VIRT,
		.pfn		= __phys_to_pfn(DSP_MMU_2420_PHYS),
		.length		= DSP_MMU_2420_SIZE,
102 103 104 105 106 107
		.type		= MT_DEVICE
	},
};

#endif

108
#ifdef CONFIG_SOC_OMAP2430
109
static struct map_desc omap243x_io_desc[] __initdata = {
110 111 112 113 114 115 116 117 118 119 120 121
	{
		.virtual	= L4_WK_243X_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_243X_PHYS),
		.length		= L4_WK_243X_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_GPMC_PHYS),
		.length		= OMAP243X_GPMC_SIZE,
		.type		= MT_DEVICE
	},
122 123 124 125 126 127 128 129 130 131 132 133 134
	{
		.virtual	= OMAP243X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SDRC_PHYS),
		.length		= OMAP243X_SDRC_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP243X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP243X_SMS_PHYS),
		.length		= OMAP243X_SMS_SIZE,
		.type		= MT_DEVICE
	},
};
135 136
#endif
#endif
137

138
#ifdef	CONFIG_ARCH_OMAP3
139
static struct map_desc omap34xx_io_desc[] __initdata = {
140
	{
141 142 143
		.virtual	= L3_34XX_VIRT,
		.pfn		= __phys_to_pfn(L3_34XX_PHYS),
		.length		= L3_34XX_SIZE,
144 145 146
		.type		= MT_DEVICE
	},
	{
147 148 149
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
150 151
		.type		= MT_DEVICE
	},
152 153 154 155
	{
		.virtual	= OMAP34XX_GPMC_VIRT,
		.pfn		= __phys_to_pfn(OMAP34XX_GPMC_PHYS),
		.length		= OMAP34XX_GPMC_SIZE,
156
		.type		= MT_DEVICE
157 158 159 160 161 162 163 164 165 166 167
	},
	{
		.virtual	= OMAP343X_SMS_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SMS_PHYS),
		.length		= OMAP343X_SMS_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= OMAP343X_SDRC_VIRT,
		.pfn		= __phys_to_pfn(OMAP343X_SDRC_PHYS),
		.length		= OMAP343X_SDRC_SIZE,
168
		.type		= MT_DEVICE
169 170 171 172 173 174 175 176 177 178 179 180 181
	},
	{
		.virtual	= L4_PER_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_34XX_PHYS),
		.length		= L4_PER_34XX_SIZE,
		.type		= MT_DEVICE
	},
	{
		.virtual	= L4_EMU_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_EMU_34XX_PHYS),
		.length		= L4_EMU_34XX_SIZE,
		.type		= MT_DEVICE
	},
182 183 184 185 186 187 188 189 190
#if defined(CONFIG_DEBUG_LL) &&							\
	(defined(CONFIG_MACH_OMAP_ZOOM2) || defined(CONFIG_MACH_OMAP_ZOOM3))
	{
		.virtual	= ZOOM_UART_VIRT,
		.pfn		= __phys_to_pfn(ZOOM_UART_BASE),
		.length		= SZ_1M,
		.type		= MT_DEVICE
	},
#endif
191
};
192
#endif
193

194
#ifdef CONFIG_SOC_TI81XX
195
static struct map_desc omapti81xx_io_desc[] __initdata = {
196 197 198 199 200 201 202 203 204
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	}
};
#endif

205
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
206
static struct map_desc omapam33xx_io_desc[] __initdata = {
207 208 209 210 211 212
	{
		.virtual	= L4_34XX_VIRT,
		.pfn		= __phys_to_pfn(L4_34XX_PHYS),
		.length		= L4_34XX_SIZE,
		.type		= MT_DEVICE
	},
213 214 215 216 217 218
	{
		.virtual	= L4_WK_AM33XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_AM33XX_PHYS),
		.length		= L4_WK_AM33XX_SIZE,
		.type		= MT_DEVICE
	}
219 220 221
};
#endif

222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241
#ifdef	CONFIG_ARCH_OMAP4
static struct map_desc omap44xx_io_desc[] __initdata = {
	{
		.virtual	= L3_44XX_VIRT,
		.pfn		= __phys_to_pfn(L3_44XX_PHYS),
		.length		= L3_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_44XX_PHYS),
		.length		= L4_44XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_44XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_44XX_PHYS),
		.length		= L4_PER_44XX_SIZE,
		.type		= MT_DEVICE,
	},
242 243 244 245 246 247 248 249 250
#ifdef CONFIG_OMAP4_ERRATA_I688
	{
		.virtual	= OMAP4_SRAM_VA,
		.pfn		= __phys_to_pfn(OMAP4_SRAM_PA),
		.length		= PAGE_SIZE,
		.type		= MT_MEMORY_SO,
	},
#endif

251 252
};
#endif
253

254
#if defined(CONFIG_SOC_OMAP5) || defined(CONFIG_SOC_DRA7XX)
255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279
static struct map_desc omap54xx_io_desc[] __initdata = {
	{
		.virtual	= L3_54XX_VIRT,
		.pfn		= __phys_to_pfn(L3_54XX_PHYS),
		.length		= L3_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_54XX_PHYS),
		.length		= L4_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_WK_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_WK_54XX_PHYS),
		.length		= L4_WK_54XX_SIZE,
		.type		= MT_DEVICE,
	},
	{
		.virtual	= L4_PER_54XX_VIRT,
		.pfn		= __phys_to_pfn(L4_PER_54XX_PHYS),
		.length		= L4_PER_54XX_SIZE,
		.type		= MT_DEVICE,
	},
280 281 282 283 284 285 286 287
#ifdef CONFIG_OMAP4_ERRATA_I688
	{
		.virtual	= OMAP4_SRAM_VA,
		.pfn		= __phys_to_pfn(OMAP4_SRAM_PA),
		.length		= PAGE_SIZE,
		.type		= MT_MEMORY_SO,
	},
#endif
288 289 290
};
#endif

291
#ifdef CONFIG_SOC_OMAP2420
292
void __init omap242x_map_io(void)
293
{
294 295
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap242x_io_desc, ARRAY_SIZE(omap242x_io_desc));
296
}
297 298
#endif

299
#ifdef CONFIG_SOC_OMAP2430
300
void __init omap243x_map_io(void)
301
{
302 303
	iotable_init(omap24xx_io_desc, ARRAY_SIZE(omap24xx_io_desc));
	iotable_init(omap243x_io_desc, ARRAY_SIZE(omap243x_io_desc));
304
}
305 306
#endif

307
#ifdef CONFIG_ARCH_OMAP3
308
void __init omap3_map_io(void)
309
{
310
	iotable_init(omap34xx_io_desc, ARRAY_SIZE(omap34xx_io_desc));
311
}
312
#endif
313

314
#ifdef CONFIG_SOC_TI81XX
315
void __init ti81xx_map_io(void)
316
{
317
	iotable_init(omapti81xx_io_desc, ARRAY_SIZE(omapti81xx_io_desc));
318 319 320
}
#endif

321
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
322
void __init am33xx_map_io(void)
323
{
324
	iotable_init(omapam33xx_io_desc, ARRAY_SIZE(omapam33xx_io_desc));
325 326 327
}
#endif

328
#ifdef CONFIG_ARCH_OMAP4
329
void __init omap4_map_io(void)
330
{
331
	iotable_init(omap44xx_io_desc, ARRAY_SIZE(omap44xx_io_desc));
332
	omap_barriers_init();
333
}
334
#endif
335

336
#if defined(CONFIG_SOC_OMAP5) ||  defined(CONFIG_SOC_DRA7XX)
337
void __init omap5_map_io(void)
338 339
{
	iotable_init(omap54xx_io_desc, ARRAY_SIZE(omap54xx_io_desc));
340
	omap_barriers_init();
341 342
}
#endif
343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362
/*
 * omap2_init_reprogram_sdrc - reprogram SDRC timing parameters
 *
 * Sets the CORE DPLL3 M2 divider to the same value that it's at
 * currently.  This has the effect of setting the SDRC SDRAM AC timing
 * registers to the values currently defined by the kernel.  Currently
 * only defined for OMAP3; will return 0 if called on OMAP2.  Returns
 * -EINVAL if the dpll3_m2_ck cannot be found, 0 if called on OMAP2,
 * or passes along the return value of clk_set_rate().
 */
static int __init _omap2_init_reprogram_sdrc(void)
{
	struct clk *dpll3_m2_ck;
	int v = -EINVAL;
	long rate;

	if (!cpu_is_omap34xx())
		return 0;

	dpll3_m2_ck = clk_get(NULL, "dpll3_m2_ck");
363
	if (IS_ERR(dpll3_m2_ck))
364 365 366 367 368 369 370 371 372 373 374 375 376
		return -EINVAL;

	rate = clk_get_rate(dpll3_m2_ck);
	pr_info("Reprogramming SDRC clock to %ld Hz\n", rate);
	v = clk_set_rate(dpll3_m2_ck, rate);
	if (v)
		pr_err("dpll3_m2_clk rate change failed: %d\n", v);

	clk_put(dpll3_m2_ck);

	return v;
}

P
Paul Walmsley 已提交
377 378 379 380 381
static int _set_hwmod_postsetup_state(struct omap_hwmod *oh, void *data)
{
	return omap_hwmod_set_postsetup_state(oh, *(u8 *)data);
}

382 383 384
static void __init omap_hwmod_init_postsetup(void)
{
	u8 postsetup_state;
P
Paul Walmsley 已提交
385 386 387 388 389 390 391 392

	/* Set the default postsetup state for all hwmods */
#ifdef CONFIG_PM_RUNTIME
	postsetup_state = _HWMOD_STATE_IDLE;
#else
	postsetup_state = _HWMOD_STATE_ENABLED;
#endif
	omap_hwmod_for_each(_set_hwmod_postsetup_state, &postsetup_state);
393

394
	omap_pm_if_early_init();
395 396
}

397
static void __init __maybe_unused omap_common_late_init(void)
398 399 400
{
	omap_mux_late_init();
	omap2_common_pm_late_init();
401
	omap_soc_device_init();
402 403
}

404
#ifdef CONFIG_SOC_OMAP2420
405 406
void __init omap2420_init_early(void)
{
407 408 409 410 411
	omap2_set_globals_tap(OMAP242X_CLASS, OMAP2_L4_IO_ADDRESS(0x48014000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE),
				  NULL);
412 413
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP2420_CM_BASE), NULL);
414
	omap2xxx_check_revision();
415
	omap2xxx_prm_init();
416
	omap2xxx_cm_init();
417 418 419 420 421
	omap2xxx_voltagedomains_init();
	omap242x_powerdomains_init();
	omap242x_clockdomains_init();
	omap2420_hwmod_init();
	omap_hwmod_init_postsetup();
422
	omap_clk_init = omap2420_clk_init;
423
}
424 425 426

void __init omap2420_init_late(void)
{
427
	omap_common_late_init();
428
	omap2_pm_init();
429
	omap2_clk_enable_autoidle_all();
430
}
431
#endif
432

433
#ifdef CONFIG_SOC_OMAP2430
434 435
void __init omap2430_init_early(void)
{
436 437 438 439 440
	omap2_set_globals_tap(OMAP243X_CLASS, OMAP2_L4_IO_ADDRESS(0x4900a000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE),
				  NULL);
441 442
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP2430_CM_BASE), NULL);
443
	omap2xxx_check_revision();
444
	omap2xxx_prm_init();
445
	omap2xxx_cm_init();
446 447 448 449 450
	omap2xxx_voltagedomains_init();
	omap243x_powerdomains_init();
	omap243x_clockdomains_init();
	omap2430_hwmod_init();
	omap_hwmod_init_postsetup();
451
	omap_clk_init = omap2430_clk_init;
452
}
453 454 455

void __init omap2430_init_late(void)
{
456
	omap_common_late_init();
457
	omap2_pm_init();
458
	omap2_clk_enable_autoidle_all();
459
}
460
#endif
461 462 463 464 465

/*
 * Currently only board-omap3beagle.c should call this because of the
 * same machine_id for 34xx and 36xx beagle.. Will get fixed with DT.
 */
466
#ifdef CONFIG_ARCH_OMAP3
467 468
void __init omap3_init_early(void)
{
469 470 471 472 473
	omap2_set_globals_tap(OMAP343X_CLASS, OMAP2_L4_IO_ADDRESS(0x4830A000));
	omap2_set_globals_sdrc(OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
			       OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE),
				  NULL);
474 475
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE), NULL);
476 477
	omap3xxx_check_revision();
	omap3xxx_check_features();
478
	omap3xxx_prm_init();
479
	omap3xxx_cm_init();
480 481 482 483 484
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
485
	omap_clk_init = omap3xxx_clk_init;
486 487 488 489
}

void __init omap3430_init_early(void)
{
490
	omap3_init_early();
491 492 493 494
}

void __init omap35xx_init_early(void)
{
495
	omap3_init_early();
496 497 498 499
}

void __init omap3630_init_early(void)
{
500
	omap3_init_early();
501 502 503 504
}

void __init am35xx_init_early(void)
{
505
	omap3_init_early();
506 507
}

508
void __init ti81xx_init_early(void)
509
{
510 511 512 513
	omap2_set_globals_tap(OMAP343X_CLASS,
			      OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(TI81XX_CTRL_BASE),
				  NULL);
514 515
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE), NULL);
516 517
	omap3xxx_check_revision();
	ti81xx_check_features();
518 519 520 521 522
	omap3xxx_voltagedomains_init();
	omap3xxx_powerdomains_init();
	omap3xxx_clockdomains_init();
	omap3xxx_hwmod_init();
	omap_hwmod_init_postsetup();
523
	omap_clk_init = omap3xxx_clk_init;
524
}
525 526 527

void __init omap3_init_late(void)
{
528
	omap_common_late_init();
529
	omap3_pm_init();
530
	omap2_clk_enable_autoidle_all();
531 532 533 534
}

void __init omap3430_init_late(void)
{
535
	omap_common_late_init();
536
	omap3_pm_init();
537
	omap2_clk_enable_autoidle_all();
538 539 540 541
}

void __init omap35xx_init_late(void)
{
542
	omap_common_late_init();
543
	omap3_pm_init();
544
	omap2_clk_enable_autoidle_all();
545 546 547 548
}

void __init omap3630_init_late(void)
{
549
	omap_common_late_init();
550
	omap3_pm_init();
551
	omap2_clk_enable_autoidle_all();
552 553 554 555
}

void __init am35xx_init_late(void)
{
556
	omap_common_late_init();
557
	omap3_pm_init();
558
	omap2_clk_enable_autoidle_all();
559 560 561 562
}

void __init ti81xx_init_late(void)
{
563
	omap_common_late_init();
564
	omap3_pm_init();
565
	omap2_clk_enable_autoidle_all();
566
}
567
#endif
568

569 570 571
#ifdef CONFIG_SOC_AM33XX
void __init am33xx_init_early(void)
{
572 573 574 575
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
	omap2_set_globals_control(AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
				  NULL);
576 577
	omap2_set_globals_prm(AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE));
	omap2_set_globals_cm(AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE), NULL);
578
	omap3xxx_check_revision();
579
	am33xx_check_features();
580
	am33xx_powerdomains_init();
581
	am33xx_clockdomains_init();
582 583
	am33xx_hwmod_init();
	omap_hwmod_init_postsetup();
584
	omap_clk_init = am33xx_clk_init;
585 586 587
}
#endif

A
Afzal Mohammed 已提交
588 589 590 591 592 593 594 595 596 597 598 599 600
#ifdef CONFIG_SOC_AM43XX
void __init am43xx_init_early(void)
{
	omap2_set_globals_tap(AM335X_CLASS,
			      AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE));
	omap2_set_globals_control(AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
				  NULL);
	omap2_set_globals_prm(AM33XX_L4_WK_IO_ADDRESS(AM43XX_PRCM_BASE));
	omap2_set_globals_cm(AM33XX_L4_WK_IO_ADDRESS(AM43XX_PRCM_BASE), NULL);
	omap3xxx_check_revision();
}
#endif

601
#ifdef CONFIG_ARCH_OMAP4
602 603
void __init omap4430_init_early(void)
{
604 605 606 607
	omap2_set_globals_tap(OMAP443X_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(OMAP443X_CTRL_BASE));
608 609 610 611 612 613
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP4430_CM_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE));
	omap_prm_base_init();
	omap_cm_base_init();
614 615
	omap4xxx_check_revision();
	omap4xxx_check_features();
616
	omap44xx_prm_init();
617 618 619 620 621
	omap44xx_voltagedomains_init();
	omap44xx_powerdomains_init();
	omap44xx_clockdomains_init();
	omap44xx_hwmod_init();
	omap_hwmod_init_postsetup();
622
	omap_clk_init = omap4xxx_clk_init;
623
}
624 625 626

void __init omap4430_init_late(void)
{
627
	omap_common_late_init();
628
	omap4_pm_init();
629
	omap2_clk_enable_autoidle_all();
630
}
631
#endif
632

633 634 635
#ifdef CONFIG_SOC_OMAP5
void __init omap5_init_early(void)
{
636 637 638 639
	omap2_set_globals_tap(OMAP54XX_CLASS,
			      OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(OMAP54XX_CTRL_BASE));
640 641 642 643 644 645
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_AON_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
	omap_prm_base_init();
	omap_cm_base_init();
646
	omap44xx_prm_init();
647
	omap5xxx_check_revision();
648 649 650 651 652
	omap54xx_voltagedomains_init();
	omap54xx_powerdomains_init();
	omap54xx_clockdomains_init();
	omap54xx_hwmod_init();
	omap_hwmod_init_postsetup();
653 654 655
}
#endif

656 657 658 659 660 661 662 663 664 665 666 667
#ifdef CONFIG_SOC_DRA7XX
void __init dra7xx_init_early(void)
{
	omap2_set_globals_tap(-1, OMAP2_L4_IO_ADDRESS(DRA7XX_TAP_BASE));
	omap2_set_globals_control(OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
				  OMAP2_L4_IO_ADDRESS(DRA7XX_CTRL_BASE));
	omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE));
	omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(DRA7XX_CM_CORE_AON_BASE),
			     OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE));
	omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE));
	omap_prm_base_init();
	omap_cm_base_init();
668 669 670 671 672
	omap44xx_prm_init();
	dra7xx_powerdomains_init();
	dra7xx_clockdomains_init();
	dra7xx_hwmod_init();
	omap_hwmod_init_postsetup();
673 674 675 676
}
#endif


677
void __init omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,
678 679
				      struct omap_sdrc_params *sdrc_cs1)
{
680 681
	omap_sram_init();

682
	if (cpu_is_omap24xx() || omap3_has_sdrc()) {
683 684 685
		omap2_sdrc_init(sdrc_cs0, sdrc_cs1);
		_omap2_init_reprogram_sdrc();
	}
686
}