i915_drv.c 36.4 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29

30
#include <linux/device.h>
31 32
#include <drm/drmP.h>
#include <drm/i915_drm.h>
L
Linus Torvalds 已提交
33
#include "i915_drv.h"
34
#include "i915_trace.h"
35
#include "intel_drv.h"
L
Linus Torvalds 已提交
36

J
Jesse Barnes 已提交
37
#include <linux/console.h>
38
#include <linux/module.h>
39
#include <drm/drm_crtc_helper.h>
J
Jesse Barnes 已提交
40

41
static int i915_modeset __read_mostly = -1;
J
Jesse Barnes 已提交
42
module_param_named(modeset, i915_modeset, int, 0400);
43 44 45
MODULE_PARM_DESC(modeset,
		"Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, "
		"1=on, -1=force vga console preference [default])");
J
Jesse Barnes 已提交
46

47
unsigned int i915_fbpercrtc __always_unused = 0;
J
Jesse Barnes 已提交
48
module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400);
L
Linus Torvalds 已提交
49

50
int i915_panel_ignore_lid __read_mostly = 1;
51
module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600);
52
MODULE_PARM_DESC(panel_ignore_lid,
53 54
		"Override lid status (0=autodetect, 1=autodetect disabled [default], "
		"-1=force lid closed, -2=force lid open)");
55

56
unsigned int i915_powersave __read_mostly = 1;
57
module_param_named(powersave, i915_powersave, int, 0600);
58 59
MODULE_PARM_DESC(powersave,
		"Enable powersavings, fbc, downclocking, etc. (default: true)");
60

61
int i915_semaphores __read_mostly = -1;
62
module_param_named(semaphores, i915_semaphores, int, 0600);
63
MODULE_PARM_DESC(semaphores,
64
		"Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))");
65

66
int i915_enable_rc6 __read_mostly = -1;
67
module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400);
68
MODULE_PARM_DESC(i915_enable_rc6,
69 70 71 72 73
		"Enable power-saving render C-state 6. "
		"Different stages can be selected via bitmask values "
		"(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
		"For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
		"default: -1 (use per-chip default)");
C
Chris Wilson 已提交
74

75
int i915_enable_fbc __read_mostly = -1;
76
module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600);
77 78
MODULE_PARM_DESC(i915_enable_fbc,
		"Enable frame buffer compression for power savings "
79
		"(default: -1 (use per-chip default))");
80

81
unsigned int i915_lvds_downclock __read_mostly = 0;
82
module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400);
83 84 85
MODULE_PARM_DESC(lvds_downclock,
		"Use panel (LVDS/eDP) downclocking for power savings "
		"(default: false)");
86

87 88 89 90 91 92
int i915_lvds_channel_mode __read_mostly;
module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600);
MODULE_PARM_DESC(lvds_channel_mode,
		 "Specify LVDS channel mode "
		 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");

93
int i915_panel_use_ssc __read_mostly = -1;
94
module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600);
95 96
MODULE_PARM_DESC(lvds_use_ssc,
		"Use Spread Spectrum Clock with panels [LVDS/eDP] "
97
		"(default: auto from VBT)");
98

99
int i915_vbt_sdvo_panel_type __read_mostly = -1;
100
module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600);
101
MODULE_PARM_DESC(vbt_sdvo_panel_type,
102 103
		"Override/Ignore selection of SDVO panel mode in the VBT "
		"(-2=ignore, -1=auto [default], index in VBT BIOS table)");
104

105
static bool i915_try_reset __read_mostly = true;
C
Chris Wilson 已提交
106
module_param_named(reset, i915_try_reset, bool, 0600);
107
MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
C
Chris Wilson 已提交
108

109
bool i915_enable_hangcheck __read_mostly = true;
110
module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644);
111 112 113 114
MODULE_PARM_DESC(enable_hangcheck,
		"Periodically check GPU activity for detecting hangs. "
		"WARNING: Disabling this can cause system wide hangs. "
		"(default: true)");
115

116 117
int i915_enable_ppgtt __read_mostly = -1;
module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600);
D
Daniel Vetter 已提交
118 119 120
MODULE_PARM_DESC(i915_enable_ppgtt,
		"Enable PPGTT (default: true)");

121 122 123
unsigned int i915_preliminary_hw_support __read_mostly = 0;
module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600);
MODULE_PARM_DESC(preliminary_hw_support,
124
		"Enable preliminary hardware support. (default: false)");
125

126
static struct drm_driver driver;
127
extern int intel_agp_enabled;
128

129
#define INTEL_VGA_DEVICE(id, info) {		\
130
	.class = PCI_BASE_CLASS_DISPLAY << 16,	\
131
	.class_mask = 0xff0000,			\
132 133 134 135
	.vendor = 0x8086,			\
	.device = id,				\
	.subvendor = PCI_ANY_ID,		\
	.subdevice = PCI_ANY_ID,		\
136 137
	.driver_data = (unsigned long) info }

138
static const struct intel_device_info intel_i830_info = {
139
	.gen = 2, .is_mobile = 1, .cursor_needs_physical = 1,
140
	.has_overlay = 1, .overlay_needs_physical = 1,
141 142
};

143
static const struct intel_device_info intel_845g_info = {
144
	.gen = 2,
145
	.has_overlay = 1, .overlay_needs_physical = 1,
146 147
};

148
static const struct intel_device_info intel_i85x_info = {
149
	.gen = 2, .is_i85x = 1, .is_mobile = 1,
150
	.cursor_needs_physical = 1,
151
	.has_overlay = 1, .overlay_needs_physical = 1,
152 153
};

154
static const struct intel_device_info intel_i865g_info = {
155
	.gen = 2,
156
	.has_overlay = 1, .overlay_needs_physical = 1,
157 158
};

159
static const struct intel_device_info intel_i915g_info = {
160
	.gen = 3, .is_i915g = 1, .cursor_needs_physical = 1,
161
	.has_overlay = 1, .overlay_needs_physical = 1,
162
};
163
static const struct intel_device_info intel_i915gm_info = {
164
	.gen = 3, .is_mobile = 1,
165
	.cursor_needs_physical = 1,
166
	.has_overlay = 1, .overlay_needs_physical = 1,
167
	.supports_tv = 1,
168
};
169
static const struct intel_device_info intel_i945g_info = {
170
	.gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1,
171
	.has_overlay = 1, .overlay_needs_physical = 1,
172
};
173
static const struct intel_device_info intel_i945gm_info = {
174
	.gen = 3, .is_i945gm = 1, .is_mobile = 1,
175
	.has_hotplug = 1, .cursor_needs_physical = 1,
176
	.has_overlay = 1, .overlay_needs_physical = 1,
177
	.supports_tv = 1,
178 179
};

180
static const struct intel_device_info intel_i965g_info = {
181
	.gen = 4, .is_broadwater = 1,
182
	.has_hotplug = 1,
183
	.has_overlay = 1,
184 185
};

186
static const struct intel_device_info intel_i965gm_info = {
187
	.gen = 4, .is_crestline = 1,
188
	.is_mobile = 1, .has_fbc = 1, .has_hotplug = 1,
189
	.has_overlay = 1,
190
	.supports_tv = 1,
191 192
};

193
static const struct intel_device_info intel_g33_info = {
194
	.gen = 3, .is_g33 = 1,
195
	.need_gfx_hws = 1, .has_hotplug = 1,
196
	.has_overlay = 1,
197 198
};

199
static const struct intel_device_info intel_g45_info = {
200
	.gen = 4, .is_g4x = 1, .need_gfx_hws = 1,
201
	.has_pipe_cxsr = 1, .has_hotplug = 1,
202
	.has_bsd_ring = 1,
203 204
};

205
static const struct intel_device_info intel_gm45_info = {
206
	.gen = 4, .is_g4x = 1,
207
	.is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1,
208
	.has_pipe_cxsr = 1, .has_hotplug = 1,
209
	.supports_tv = 1,
210
	.has_bsd_ring = 1,
211 212
};

213
static const struct intel_device_info intel_pineview_info = {
214
	.gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1,
215
	.need_gfx_hws = 1, .has_hotplug = 1,
216
	.has_overlay = 1,
217 218
};

219
static const struct intel_device_info intel_ironlake_d_info = {
220
	.gen = 5,
221
	.need_gfx_hws = 1, .has_hotplug = 1,
222
	.has_bsd_ring = 1,
223 224
};

225
static const struct intel_device_info intel_ironlake_m_info = {
226
	.gen = 5, .is_mobile = 1,
227
	.need_gfx_hws = 1, .has_hotplug = 1,
228
	.has_fbc = 1,
229
	.has_bsd_ring = 1,
230 231
};

232
static const struct intel_device_info intel_sandybridge_d_info = {
233
	.gen = 6,
234
	.need_gfx_hws = 1, .has_hotplug = 1,
235
	.has_bsd_ring = 1,
236
	.has_blt_ring = 1,
237
	.has_llc = 1,
238
	.has_force_wake = 1,
239 240
};

241
static const struct intel_device_info intel_sandybridge_m_info = {
242
	.gen = 6, .is_mobile = 1,
243
	.need_gfx_hws = 1, .has_hotplug = 1,
244
	.has_fbc = 1,
245
	.has_bsd_ring = 1,
246
	.has_blt_ring = 1,
247
	.has_llc = 1,
248
	.has_force_wake = 1,
249 250
};

251 252 253 254 255
static const struct intel_device_info intel_ivybridge_d_info = {
	.is_ivybridge = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
256
	.has_llc = 1,
257
	.has_force_wake = 1,
258 259 260 261 262 263 264 265
};

static const struct intel_device_info intel_ivybridge_m_info = {
	.is_ivybridge = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,	/* FBC is not enabled on Ivybridge mobile yet */
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
266
	.has_llc = 1,
267
	.has_force_wake = 1,
268 269
};

270 271 272 273 274 275 276
static const struct intel_device_info intel_valleyview_m_info = {
	.gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.is_valleyview = 1,
277
	.display_mmio_offset = VLV_DISPLAY_BASE,
J
Jesse Barnes 已提交
278
	.has_force_wake = 1,
279 280 281 282 283 284 285 286 287
};

static const struct intel_device_info intel_valleyview_d_info = {
	.gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.is_valleyview = 1,
288
	.display_mmio_offset = VLV_DISPLAY_BASE,
J
Jesse Barnes 已提交
289
	.has_force_wake = 1,
290 291
};

292 293 294 295 296 297
static const struct intel_device_info intel_haswell_d_info = {
	.is_haswell = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.has_llc = 1,
298
	.has_force_wake = 1,
299 300 301 302 303 304 305 306
};

static const struct intel_device_info intel_haswell_m_info = {
	.is_haswell = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.has_llc = 1,
307
	.has_force_wake = 1,
308 309
};

310 311 312 313
static const struct pci_device_id pciidlist[] = {		/* aka */
	INTEL_VGA_DEVICE(0x3577, &intel_i830_info),		/* I830_M */
	INTEL_VGA_DEVICE(0x2562, &intel_845g_info),		/* 845_G */
	INTEL_VGA_DEVICE(0x3582, &intel_i85x_info),		/* I855_GM */
314
	INTEL_VGA_DEVICE(0x358e, &intel_i85x_info),
315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336
	INTEL_VGA_DEVICE(0x2572, &intel_i865g_info),		/* I865_G */
	INTEL_VGA_DEVICE(0x2582, &intel_i915g_info),		/* I915_G */
	INTEL_VGA_DEVICE(0x258a, &intel_i915g_info),		/* E7221_G */
	INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info),		/* I915_GM */
	INTEL_VGA_DEVICE(0x2772, &intel_i945g_info),		/* I945_G */
	INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info),		/* I945_GM */
	INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info),		/* I945_GME */
	INTEL_VGA_DEVICE(0x2972, &intel_i965g_info),		/* I946_GZ */
	INTEL_VGA_DEVICE(0x2982, &intel_i965g_info),		/* G35_G */
	INTEL_VGA_DEVICE(0x2992, &intel_i965g_info),		/* I965_Q */
	INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info),		/* I965_G */
	INTEL_VGA_DEVICE(0x29b2, &intel_g33_info),		/* Q35_G */
	INTEL_VGA_DEVICE(0x29c2, &intel_g33_info),		/* G33_G */
	INTEL_VGA_DEVICE(0x29d2, &intel_g33_info),		/* Q33_G */
	INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info),		/* I965_GM */
	INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info),		/* I965_GME */
	INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info),		/* GM45_G */
	INTEL_VGA_DEVICE(0x2e02, &intel_g45_info),		/* IGD_E_G */
	INTEL_VGA_DEVICE(0x2e12, &intel_g45_info),		/* Q45_G */
	INTEL_VGA_DEVICE(0x2e22, &intel_g45_info),		/* G45_G */
	INTEL_VGA_DEVICE(0x2e32, &intel_g45_info),		/* G41_G */
	INTEL_VGA_DEVICE(0x2e42, &intel_g45_info),		/* B43_G */
337
	INTEL_VGA_DEVICE(0x2e92, &intel_g45_info),		/* B43_G.1 */
338 339 340 341
	INTEL_VGA_DEVICE(0xa001, &intel_pineview_info),
	INTEL_VGA_DEVICE(0xa011, &intel_pineview_info),
	INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info),
	INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info),
342
	INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info),
343 344
	INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info),
	INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info),
345
	INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info),
346
	INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info),
347
	INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info),
348
	INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info),
349 350 351 352 353
	INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */
	INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */
354
	INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */
355 356
	INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info), /* GT2 desktop */
357
	INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info), /* GT2 desktop */
358 359
	INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info), /* GT1 server */
	INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info), /* GT2 server */
360
	INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info), /* GT2 server */
361 362
	INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info), /* GT2 mobile */
363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381
	INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info), /* SDV GT1 desktop */
	INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info), /* SDV GT2 desktop */
	INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info), /* SDV GT2 desktop */
	INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info), /* SDV GT1 server */
	INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info), /* SDV GT2 server */
	INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info), /* SDV GT2 server */
	INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info), /* SDV GT1 mobile */
	INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info), /* SDV GT2 mobile */
	INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info), /* SDV GT2 mobile */
	INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info), /* ULT GT1 desktop */
	INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info), /* ULT GT2 desktop */
	INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info), /* ULT GT2 desktop */
	INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info), /* ULT GT1 server */
	INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info), /* ULT GT2 server */
	INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info), /* ULT GT2 server */
	INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info), /* ULT GT1 mobile */
	INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info), /* ULT GT2 mobile */
	INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info), /* ULT GT2 mobile */
382 383
	INTEL_VGA_DEVICE(0x0D02, &intel_haswell_d_info), /* CRW GT1 desktop */
	INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info), /* CRW GT2 desktop */
384
	INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info), /* CRW GT2 desktop */
385 386
	INTEL_VGA_DEVICE(0x0D0A, &intel_haswell_d_info), /* CRW GT1 server */
	INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info), /* CRW GT2 server */
387
	INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info), /* CRW GT2 server */
388 389
	INTEL_VGA_DEVICE(0x0D06, &intel_haswell_m_info), /* CRW GT1 mobile */
	INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info), /* CRW GT2 mobile */
390
	INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info), /* CRW GT2 mobile */
391
	INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info),
J
Jesse Barnes 已提交
392 393 394
	INTEL_VGA_DEVICE(0x0f31, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0f32, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0f33, &intel_valleyview_m_info),
395 396
	INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info),
397
	{0, 0, 0}
L
Linus Torvalds 已提交
398 399
};

J
Jesse Barnes 已提交
400 401 402 403
#if defined(CONFIG_DRM_I915_KMS)
MODULE_DEVICE_TABLE(pci, pciidlist);
#endif

404
void intel_detect_pch(struct drm_device *dev)
405 406 407 408 409 410 411 412 413 414 415 416 417
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct pci_dev *pch;

	/*
	 * The reason to probe ISA bridge instead of Dev31:Fun0 is to
	 * make graphics device passthrough work easy for VMM, that only
	 * need to expose ISA bridge to let driver know the real hardware
	 * underneath. This is a requirement from virtualization team.
	 */
	pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL);
	if (pch) {
		if (pch->vendor == PCI_VENDOR_ID_INTEL) {
418
			unsigned short id;
419
			id = pch->device & INTEL_PCH_DEVICE_ID_MASK;
420
			dev_priv->pch_id = id;
421

422 423
			if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_IBX;
424
				dev_priv->num_pch_pll = 2;
425
				DRM_DEBUG_KMS("Found Ibex Peak PCH\n");
426
				WARN_ON(!IS_GEN5(dev));
427
			} else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) {
428
				dev_priv->pch_type = PCH_CPT;
429
				dev_priv->num_pch_pll = 2;
430
				DRM_DEBUG_KMS("Found CougarPoint PCH\n");
431
				WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
J
Jesse Barnes 已提交
432 433 434
			} else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) {
				/* PantherPoint is CPT compatible */
				dev_priv->pch_type = PCH_CPT;
435
				dev_priv->num_pch_pll = 2;
J
Jesse Barnes 已提交
436
				DRM_DEBUG_KMS("Found PatherPoint PCH\n");
437
				WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
438 439
			} else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_LPT;
440
				dev_priv->num_pch_pll = 0;
441
				DRM_DEBUG_KMS("Found LynxPoint PCH\n");
442
				WARN_ON(!IS_HASWELL(dev));
W
Wei Shun Chang 已提交
443 444 445 446 447
			} else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_LPT;
				dev_priv->num_pch_pll = 0;
				DRM_DEBUG_KMS("Found LynxPoint LP PCH\n");
				WARN_ON(!IS_HASWELL(dev));
448
			}
449
			BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS);
450 451 452 453 454
		}
		pci_dev_put(pch);
	}
}

455 456 457 458 459 460 461 462
bool i915_semaphore_is_enabled(struct drm_device *dev)
{
	if (INTEL_INFO(dev)->gen < 6)
		return 0;

	if (i915_semaphores >= 0)
		return i915_semaphores;

463
#ifdef CONFIG_INTEL_IOMMU
464
	/* Enable semaphores on SNB when IO remapping is off */
465 466 467
	if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped)
		return false;
#endif
468 469 470 471

	return 1;
}

472
static int i915_drm_freeze(struct drm_device *dev)
J
Jesse Barnes 已提交
473
{
474 475
	struct drm_i915_private *dev_priv = dev->dev_private;

476 477 478 479 480
	/* ignore lid events during suspend */
	mutex_lock(&dev_priv->modeset_restore_lock);
	dev_priv->modeset_restore = MODESET_SUSPENDED;
	mutex_unlock(&dev_priv->modeset_restore_lock);

481 482
	intel_set_power_well(dev, true);

483 484
	drm_kms_helper_poll_disable(dev);

J
Jesse Barnes 已提交
485 486
	pci_save_state(dev->pdev);

487
	/* If KMS is active, we do the leavevt stuff here */
488
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
489 490
		int error = i915_gem_idle(dev);
		if (error) {
491
			dev_err(&dev->pdev->dev,
492 493 494
				"GEM idle failed, resume might fail\n");
			return error;
		}
495

496 497
		cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work);

498 499
		intel_modeset_disable(dev);

500
		drm_irq_uninstall(dev);
501
		dev_priv->enable_hotplug_processing = false;
502 503
	}

504 505
	i915_save_state(dev);

506
	intel_opregion_fini(dev);
507

508 509 510 511
	console_lock();
	intel_fbdev_set_suspend(dev, 1);
	console_unlock();

512
	return 0;
513 514
}

515
int i915_suspend(struct drm_device *dev, pm_message_t state)
516 517 518 519 520 521 522 523 524 525 526 527
{
	int error;

	if (!dev || !dev->dev_private) {
		DRM_ERROR("dev: %p\n", dev);
		DRM_ERROR("DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	if (state.event == PM_EVENT_PRETHAW)
		return 0;

528 529 530

	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;
531

532 533 534 535
	error = i915_drm_freeze(dev);
	if (error)
		return error;

536 537 538 539 540
	if (state.event == PM_EVENT_SUSPEND) {
		/* Shut down the device */
		pci_disable_device(dev->pdev);
		pci_set_power_state(dev->pdev, PCI_D3hot);
	}
J
Jesse Barnes 已提交
541 542 543 544

	return 0;
}

545 546 547 548 549 550 551 552 553 554 555 556
void intel_console_resume(struct work_struct *work)
{
	struct drm_i915_private *dev_priv =
		container_of(work, struct drm_i915_private,
			     console_resume_work);
	struct drm_device *dev = dev_priv->dev;

	console_lock();
	intel_fbdev_set_suspend(dev, 0);
	console_unlock();
}

557
static int __i915_drm_thaw(struct drm_device *dev)
J
Jesse Barnes 已提交
558
{
559
	struct drm_i915_private *dev_priv = dev->dev_private;
560
	int error = 0;
561

562
	i915_restore_state(dev);
563
	intel_opregion_setup(dev);
564

565 566
	/* KMS EnterVT equivalent */
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
P
Paulo Zanoni 已提交
567
		intel_init_pch_refclk(dev);
568

569 570 571
		mutex_lock(&dev->struct_mutex);
		dev_priv->mm.suspended = 0;

572
		error = i915_gem_init_hw(dev);
573
		mutex_unlock(&dev->struct_mutex);
574

575 576 577
		/* We need working interrupts for modeset enabling ... */
		drm_irq_install(dev);

578
		intel_modeset_init_hw(dev);
579
		intel_modeset_setup_hw_state(dev, false);
580 581 582 583 584 585 586

		/*
		 * ... but also need to make sure that hotplug processing
		 * doesn't cause havoc. Like in the driver load code we don't
		 * bother with the tiny race here where we might loose hotplug
		 * notifications.
		 * */
587
		intel_hpd_init(dev);
588
		dev_priv->enable_hotplug_processing = true;
J
Jesse Barnes 已提交
589
	}
590

591 592
	intel_opregion_init(dev);

593 594 595 596 597 598 599 600 601 602 603 604
	/*
	 * The console lock can be pretty contented on resume due
	 * to all the printk activity.  Try to keep it out of the hot
	 * path of resume if possible.
	 */
	if (console_trylock()) {
		intel_fbdev_set_suspend(dev, 0);
		console_unlock();
	} else {
		schedule_work(&dev_priv->console_resume_work);
	}

605 606 607
	mutex_lock(&dev_priv->modeset_restore_lock);
	dev_priv->modeset_restore = MODESET_DONE;
	mutex_unlock(&dev_priv->modeset_restore_lock);
608 609 610
	return error;
}

611 612 613 614 615 616 617 618 619 620 621 622 623 624
static int i915_drm_thaw(struct drm_device *dev)
{
	int error = 0;

	intel_gt_reset(dev);

	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
		mutex_lock(&dev->struct_mutex);
		i915_gem_restore_gtt_mappings(dev);
		mutex_unlock(&dev->struct_mutex);
	}

	__i915_drm_thaw(dev);

625 626 627
	return error;
}

628
int i915_resume(struct drm_device *dev)
629
{
630
	struct drm_i915_private *dev_priv = dev->dev_private;
631 632
	int ret;

633 634 635
	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

636 637 638 639 640
	if (pci_enable_device(dev->pdev))
		return -EIO;

	pci_set_master(dev->pdev);

641 642 643 644 645 646 647 648 649 650 651 652 653 654
	intel_gt_reset(dev);

	/*
	 * Platforms with opregion should have sane BIOS, older ones (gen3 and
	 * earlier) need this since the BIOS might clear all our scratch PTEs.
	 */
	if (drm_core_check_feature(dev, DRIVER_MODESET) &&
	    !dev_priv->opregion.header) {
		mutex_lock(&dev->struct_mutex);
		i915_gem_restore_gtt_mappings(dev);
		mutex_unlock(&dev->struct_mutex);
	}

	ret = __i915_drm_thaw(dev);
655 656 657 658 659
	if (ret)
		return ret;

	drm_kms_helper_poll_enable(dev);
	return 0;
J
Jesse Barnes 已提交
660 661
}

662
static int i8xx_do_reset(struct drm_device *dev)
663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (IS_I85X(dev))
		return -ENODEV;

	I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	if (IS_I830(dev) || IS_845G(dev)) {
		I915_WRITE(DEBUG_RESET_I830,
			   DEBUG_RESET_DISPLAY |
			   DEBUG_RESET_RENDER |
			   DEBUG_RESET_FULL);
		POSTING_READ(DEBUG_RESET_I830);
		msleep(1);

		I915_WRITE(DEBUG_RESET_I830, 0);
		POSTING_READ(DEBUG_RESET_I830);
	}

	msleep(1);

	I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	return 0;
}

692 693 694
static int i965_reset_complete(struct drm_device *dev)
{
	u8 gdrst;
695
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
D
Daniel Vetter 已提交
696
	return (gdrst & GRDOM_RESET_ENABLE) == 0;
697 698
}

699
static int i965_do_reset(struct drm_device *dev)
700
{
701
	int ret;
702 703
	u8 gdrst;

704 705 706 707 708
	/*
	 * Set the domains we want to reset (GRDOM/bits 2 and 3) as
	 * well as the reset bit (GR/bit 0).  Setting the GR bit
	 * triggers the reset; when done, the hardware will clear it.
	 */
709
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
710
	pci_write_config_byte(dev->pdev, I965_GDRST,
711 712 713 714 715 716 717 718 719 720 721
			      gdrst | GRDOM_RENDER |
			      GRDOM_RESET_ENABLE);
	ret =  wait_for(i965_reset_complete(dev), 500);
	if (ret)
		return ret;

	/* We can't reset render&media without also resetting display ... */
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
	pci_write_config_byte(dev->pdev, I965_GDRST,
			      gdrst | GRDOM_MEDIA |
			      GRDOM_RESET_ENABLE);
722 723 724 725

	return wait_for(i965_reset_complete(dev), 500);
}

726
static int ironlake_do_reset(struct drm_device *dev)
727 728
{
	struct drm_i915_private *dev_priv = dev->dev_private;
729 730 731 732 733 734 735 736 737 738 739 740
	u32 gdrst;
	int ret;

	gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
		   gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE);
	ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
	if (ret)
		return ret;

	/* We can't reset render&media without also resetting display ... */
	gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
741
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
742
		   gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE);
743
	return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
J
Jesse Barnes 已提交
744 745
}

746
static int gen6_do_reset(struct drm_device *dev)
747 748
{
	struct drm_i915_private *dev_priv = dev->dev_private;
749 750
	int	ret;
	unsigned long irqflags;
751

752 753 754
	/* Hold gt_lock across reset to prevent any register access
	 * with forcewake not set correctly
	 */
755
	spin_lock_irqsave(&dev_priv->gt_lock, irqflags);
756 757 758 759 760 761 762 763 764 765 766 767 768

	/* Reset the chip */

	/* GEN6_GDRST is not in the gt power well, no need to check
	 * for fifo space for the write or forcewake the chip for
	 * the read
	 */
	I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL);

	/* Spin waiting for the device to ack the reset request */
	ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500);

	/* If reset with a user forcewake, try to restore, otherwise turn it off */
769
	if (dev_priv->forcewake_count)
770
		dev_priv->gt.force_wake_get(dev_priv);
771
	else
772
		dev_priv->gt.force_wake_put(dev_priv);
773 774 775 776

	/* Restore fifo count */
	dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES);

777 778
	spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags);
	return ret;
779 780
}

781
int intel_gpu_reset(struct drm_device *dev)
782
{
783
	struct drm_i915_private *dev_priv = dev->dev_private;
784 785 786 787 788
	int ret = -ENODEV;

	switch (INTEL_INFO(dev)->gen) {
	case 7:
	case 6:
789
		ret = gen6_do_reset(dev);
790 791
		break;
	case 5:
792
		ret = ironlake_do_reset(dev);
793 794
		break;
	case 4:
795
		ret = i965_do_reset(dev);
796 797
		break;
	case 2:
798
		ret = i8xx_do_reset(dev);
799 800 801
		break;
	}

802
	/* Also reset the gpu hangman. */
803
	if (dev_priv->gpu_error.stop_rings) {
804
		DRM_DEBUG("Simulated gpu hang, resetting stop_rings\n");
805
		dev_priv->gpu_error.stop_rings = 0;
806 807 808 809 810 811 812
		if (ret == -ENODEV) {
			DRM_ERROR("Reset not implemented, but ignoring "
				  "error for simulated gpu hangs\n");
			ret = 0;
		}
	}

813 814 815
	return ret;
}

816
/**
817
 * i915_reset - reset chip after a hang
818 819 820 821 822 823 824 825 826 827 828 829 830
 * @dev: drm device to reset
 *
 * Reset the chip.  Useful if a hang is detected. Returns zero on successful
 * reset or otherwise an error code.
 *
 * Procedure is fairly simple:
 *   - reset the chip using the reset reg
 *   - re-init context state
 *   - re-init hardware status page
 *   - re-init ring buffer
 *   - re-init interrupt state
 *   - re-init display
 */
831
int i915_reset(struct drm_device *dev)
832 833
{
	drm_i915_private_t *dev_priv = dev->dev_private;
834
	int ret;
835

C
Chris Wilson 已提交
836 837 838
	if (!i915_try_reset)
		return 0;

839
	mutex_lock(&dev->struct_mutex);
840

841
	i915_gem_reset(dev);
842

843
	ret = -ENODEV;
844
	if (get_seconds() - dev_priv->gpu_error.last_reset < 5)
845
		DRM_ERROR("GPU hanging too fast, declaring wedged!\n");
846
	else
847
		ret = intel_gpu_reset(dev);
848

849
	dev_priv->gpu_error.last_reset = get_seconds();
850
	if (ret) {
851
		DRM_ERROR("Failed to reset chip.\n");
852
		mutex_unlock(&dev->struct_mutex);
853
		return ret;
854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870
	}

	/* Ok, now get things going again... */

	/*
	 * Everything depends on having the GTT running, so we need to start
	 * there.  Fortunately we don't need to do this unless we reset the
	 * chip at a PCI level.
	 *
	 * Next we need to restore the context, but we don't use those
	 * yet either...
	 *
	 * Ring buffer needs to be re-initialized in the KMS case, or if X
	 * was running at the time of the reset (i.e. we weren't VT
	 * switched away).
	 */
	if (drm_core_check_feature(dev, DRIVER_MODESET) ||
871
			!dev_priv->mm.suspended) {
872 873 874
		struct intel_ring_buffer *ring;
		int i;

875
		dev_priv->mm.suspended = 0;
876

877 878
		i915_gem_init_swizzling(dev);

879 880
		for_each_ring(ring, dev_priv, i)
			ring->init(ring);
881

882
		i915_gem_context_init(dev);
D
Daniel Vetter 已提交
883 884
		i915_gem_init_ppgtt(dev);

885 886 887 888 889
		/*
		 * It would make sense to re-init all the other hw state, at
		 * least the rps/rc6/emon init done within modeset_init_hw. For
		 * some unknown reason, this blows up my ilk, so don't.
		 */
890

891
		mutex_unlock(&dev->struct_mutex);
892

893 894
		drm_irq_uninstall(dev);
		drm_irq_install(dev);
895
		intel_hpd_init(dev);
896 897
	} else {
		mutex_unlock(&dev->struct_mutex);
898 899 900 901 902
	}

	return 0;
}

903
static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
904
{
905 906 907
	struct intel_device_info *intel_info =
		(struct intel_device_info *) ent->driver_data;

908
	if (intel_info->is_valleyview)
909 910 911 912 913
		if(!i915_preliminary_hw_support) {
			DRM_ERROR("Preliminary hardware support disabled\n");
			return -ENODEV;
		}

914 915 916 917 918 919 920 921
	/* Only bind to function 0 of the device. Early generations
	 * used function 1 as a placeholder for multi-head. This causes
	 * us confusion instead, especially on the systems where both
	 * functions have the same PCI-ID!
	 */
	if (PCI_FUNC(pdev->devfn))
		return -ENODEV;

922 923 924 925 926 927 928 929 930 931 932 933
	/* We've managed to ship a kms-enabled ddx that shipped with an XvMC
	 * implementation for gen3 (and only gen3) that used legacy drm maps
	 * (gasp!) to share buffers between X and the client. Hence we need to
	 * keep around the fake agp stuff for gen3, even when kms is enabled. */
	if (intel_info->gen != 3) {
		driver.driver_features &=
			~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP);
	} else if (!intel_agp_enabled) {
		DRM_ERROR("drm/i915 can't work without intel_agp module!\n");
		return -ENODEV;
	}

934
	return drm_get_pci_dev(pdev, ent, &driver);
935 936 937 938 939 940 941 942 943 944
}

static void
i915_pci_remove(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);

	drm_put_dev(dev);
}

945
static int i915_pm_suspend(struct device *dev)
946
{
947 948 949
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);
	int error;
950

951 952 953 954
	if (!drm_dev || !drm_dev->dev_private) {
		dev_err(dev, "DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}
955

956 957 958
	if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

959 960 961
	error = i915_drm_freeze(drm_dev);
	if (error)
		return error;
962

963 964
	pci_disable_device(pdev);
	pci_set_power_state(pdev, PCI_D3hot);
965

966
	return 0;
967 968
}

969
static int i915_pm_resume(struct device *dev)
970
{
971 972 973 974
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	return i915_resume(drm_dev);
975 976
}

977
static int i915_pm_freeze(struct device *dev)
978
{
979 980 981 982 983 984 985 986 987
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	if (!drm_dev || !drm_dev->dev_private) {
		dev_err(dev, "DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	return i915_drm_freeze(drm_dev);
988 989
}

990
static int i915_pm_thaw(struct device *dev)
991
{
992 993 994 995
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	return i915_drm_thaw(drm_dev);
996 997
}

998
static int i915_pm_poweroff(struct device *dev)
999
{
1000 1001 1002
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

1003
	return i915_drm_freeze(drm_dev);
1004 1005
}

1006
static const struct dev_pm_ops i915_pm_ops = {
1007 1008 1009 1010 1011 1012
	.suspend = i915_pm_suspend,
	.resume = i915_pm_resume,
	.freeze = i915_pm_freeze,
	.thaw = i915_pm_thaw,
	.poweroff = i915_pm_poweroff,
	.restore = i915_pm_resume,
1013 1014
};

1015
static const struct vm_operations_struct i915_gem_vm_ops = {
1016
	.fault = i915_gem_fault,
1017 1018
	.open = drm_gem_vm_open,
	.close = drm_gem_vm_close,
1019 1020
};

1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035
static const struct file_operations i915_driver_fops = {
	.owner = THIS_MODULE,
	.open = drm_open,
	.release = drm_release,
	.unlocked_ioctl = drm_ioctl,
	.mmap = drm_gem_mmap,
	.poll = drm_poll,
	.fasync = drm_fasync,
	.read = drm_read,
#ifdef CONFIG_COMPAT
	.compat_ioctl = i915_compat_ioctl,
#endif
	.llseek = noop_llseek,
};

L
Linus Torvalds 已提交
1036
static struct drm_driver driver = {
1037 1038
	/* Don't use MTRRs here; the Xserver or userspace app should
	 * deal with them for Intel hardware.
D
Dave Airlie 已提交
1039
	 */
1040 1041
	.driver_features =
	    DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/
1042
	    DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME,
1043
	.load = i915_driver_load,
J
Jesse Barnes 已提交
1044
	.unload = i915_driver_unload,
1045
	.open = i915_driver_open,
1046 1047
	.lastclose = i915_driver_lastclose,
	.preclose = i915_driver_preclose,
1048
	.postclose = i915_driver_postclose,
1049 1050 1051 1052 1053

	/* Used in place of i915_pm_ops for non-DRIVER_MODESET */
	.suspend = i915_suspend,
	.resume = i915_resume,

1054
	.device_is_agp = i915_driver_device_is_agp,
1055 1056
	.master_create = i915_master_create,
	.master_destroy = i915_master_destroy,
1057
#if defined(CONFIG_DEBUG_FS)
1058 1059
	.debugfs_init = i915_debugfs_init,
	.debugfs_cleanup = i915_debugfs_cleanup,
1060
#endif
1061 1062
	.gem_init_object = i915_gem_init_object,
	.gem_free_object = i915_gem_free_object,
1063
	.gem_vm_ops = &i915_gem_vm_ops,
1064 1065 1066 1067 1068 1069

	.prime_handle_to_fd = drm_gem_prime_handle_to_fd,
	.prime_fd_to_handle = drm_gem_prime_fd_to_handle,
	.gem_prime_export = i915_gem_prime_export,
	.gem_prime_import = i915_gem_prime_import,

1070 1071 1072
	.dumb_create = i915_gem_dumb_create,
	.dumb_map_offset = i915_gem_mmap_gtt,
	.dumb_destroy = i915_gem_dumb_destroy,
L
Linus Torvalds 已提交
1073
	.ioctls = i915_ioctls,
1074
	.fops = &i915_driver_fops,
1075 1076 1077 1078 1079 1080
	.name = DRIVER_NAME,
	.desc = DRIVER_DESC,
	.date = DRIVER_DATE,
	.major = DRIVER_MAJOR,
	.minor = DRIVER_MINOR,
	.patchlevel = DRIVER_PATCHLEVEL,
L
Linus Torvalds 已提交
1081 1082
};

1083 1084 1085 1086 1087 1088 1089 1090
static struct pci_driver i915_pci_driver = {
	.name = DRIVER_NAME,
	.id_table = pciidlist,
	.probe = i915_pci_probe,
	.remove = i915_pci_remove,
	.driver.pm = &i915_pm_ops,
};

L
Linus Torvalds 已提交
1091 1092 1093
static int __init i915_init(void)
{
	driver.num_ioctls = i915_max_ioctl;
J
Jesse Barnes 已提交
1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115

	/*
	 * If CONFIG_DRM_I915_KMS is set, default to KMS unless
	 * explicitly disabled with the module pararmeter.
	 *
	 * Otherwise, just follow the parameter (defaulting to off).
	 *
	 * Allow optional vga_text_mode_force boot option to override
	 * the default behavior.
	 */
#if defined(CONFIG_DRM_I915_KMS)
	if (i915_modeset != 0)
		driver.driver_features |= DRIVER_MODESET;
#endif
	if (i915_modeset == 1)
		driver.driver_features |= DRIVER_MODESET;

#ifdef CONFIG_VGA_CONSOLE
	if (vgacon_text_force() && i915_modeset == -1)
		driver.driver_features &= ~DRIVER_MODESET;
#endif

1116 1117 1118
	if (!(driver.driver_features & DRIVER_MODESET))
		driver.get_vblank_timestamp = NULL;

1119
	return drm_pci_init(&driver, &i915_pci_driver);
L
Linus Torvalds 已提交
1120 1121 1122 1123
}

static void __exit i915_exit(void)
{
1124
	drm_pci_exit(&driver, &i915_pci_driver);
L
Linus Torvalds 已提交
1125 1126 1127 1128 1129
}

module_init(i915_init);
module_exit(i915_exit);

D
Dave Airlie 已提交
1130 1131
MODULE_AUTHOR(DRIVER_AUTHOR);
MODULE_DESCRIPTION(DRIVER_DESC);
L
Linus Torvalds 已提交
1132
MODULE_LICENSE("GPL and additional rights");
1133

1134 1135
/* We give fast paths for the really cool registers */
#define NEEDS_FORCE_WAKE(dev_priv, reg) \
1136 1137 1138
	((HAS_FORCE_WAKE((dev_priv)->dev)) && \
	 ((reg) < 0x40000) &&            \
	 ((reg) != FORCEWAKE))
1139 1140 1141 1142 1143 1144 1145 1146 1147
static void
ilk_dummy_write(struct drm_i915_private *dev_priv)
{
	/* WaIssueDummyWriteToWakeupFromRC6: Issue a dummy write to wake up the
	 * chip from rc6 before touching it for real. MI_MODE is masked, hence
	 * harmless to write 0 into. */
	I915_WRITE_NOTRACE(MI_MODE, 0);
}

1148 1149 1150 1151
static void
hsw_unclaimed_reg_clear(struct drm_i915_private *dev_priv, u32 reg)
{
	if (IS_HASWELL(dev_priv->dev) &&
1152
	    (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) {
1153 1154
		DRM_ERROR("Unknown unclaimed register before writing to %x\n",
			  reg);
1155
		I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM);
1156 1157 1158 1159 1160 1161 1162
	}
}

static void
hsw_unclaimed_reg_check(struct drm_i915_private *dev_priv, u32 reg)
{
	if (IS_HASWELL(dev_priv->dev) &&
1163
	    (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) {
1164
		DRM_ERROR("Unclaimed write to %x\n", reg);
1165
		I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM);
1166 1167 1168
	}
}

1169 1170 1171
#define __i915_read(x, y) \
u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \
	u##x val = 0; \
1172 1173
	if (IS_GEN5(dev_priv->dev)) \
		ilk_dummy_write(dev_priv); \
1174
	if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \
1175 1176 1177
		unsigned long irqflags; \
		spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \
		if (dev_priv->forcewake_count == 0) \
1178
			dev_priv->gt.force_wake_get(dev_priv); \
1179
		val = read##y(dev_priv->regs + reg); \
1180
		if (dev_priv->forcewake_count == 0) \
1181
			dev_priv->gt.force_wake_put(dev_priv); \
1182
		spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \
1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197
	} else { \
		val = read##y(dev_priv->regs + reg); \
	} \
	trace_i915_reg_rw(false, reg, val, sizeof(val)); \
	return val; \
}

__i915_read(8, b)
__i915_read(16, w)
__i915_read(32, l)
__i915_read(64, q)
#undef __i915_read

#define __i915_write(x, y) \
void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \
1198
	u32 __fifo_ret = 0; \
1199 1200
	trace_i915_reg_rw(true, reg, val, sizeof(val)); \
	if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \
1201
		__fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \
1202
	} \
1203 1204
	if (IS_GEN5(dev_priv->dev)) \
		ilk_dummy_write(dev_priv); \
1205
	hsw_unclaimed_reg_clear(dev_priv, reg); \
V
Ville Syrjälä 已提交
1206
	write##y(val, dev_priv->regs + reg); \
1207 1208 1209
	if (unlikely(__fifo_ret)) { \
		gen6_gt_check_fifodbg(dev_priv); \
	} \
1210
	hsw_unclaimed_reg_check(dev_priv, reg); \
1211 1212 1213 1214 1215 1216
}
__i915_write(8, b)
__i915_write(16, w)
__i915_write(32, l)
__i915_write(64, q)
#undef __i915_write
B
Ben Widawsky 已提交
1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262

static const struct register_whitelist {
	uint64_t offset;
	uint32_t size;
	uint32_t gen_bitmask; /* support gens, 0x10 for 4, 0x30 for 4 and 5, etc. */
} whitelist[] = {
	{ RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 },
};

int i915_reg_read_ioctl(struct drm_device *dev,
			void *data, struct drm_file *file)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct drm_i915_reg_read *reg = data;
	struct register_whitelist const *entry = whitelist;
	int i;

	for (i = 0; i < ARRAY_SIZE(whitelist); i++, entry++) {
		if (entry->offset == reg->offset &&
		    (1 << INTEL_INFO(dev)->gen & entry->gen_bitmask))
			break;
	}

	if (i == ARRAY_SIZE(whitelist))
		return -EINVAL;

	switch (entry->size) {
	case 8:
		reg->val = I915_READ64(reg->offset);
		break;
	case 4:
		reg->val = I915_READ(reg->offset);
		break;
	case 2:
		reg->val = I915_READ16(reg->offset);
		break;
	case 1:
		reg->val = I915_READ8(reg->offset);
		break;
	default:
		WARN_ON(1);
		return -EINVAL;
	}

	return 0;
}