i915_drv.c 35.6 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29

30
#include <linux/device.h>
31 32
#include <drm/drmP.h>
#include <drm/i915_drm.h>
L
Linus Torvalds 已提交
33
#include "i915_drv.h"
34
#include "i915_trace.h"
35
#include "intel_drv.h"
L
Linus Torvalds 已提交
36

J
Jesse Barnes 已提交
37
#include <linux/console.h>
38
#include <linux/module.h>
39
#include <drm/drm_crtc_helper.h>
J
Jesse Barnes 已提交
40

41
static int i915_modeset __read_mostly = -1;
J
Jesse Barnes 已提交
42
module_param_named(modeset, i915_modeset, int, 0400);
43 44 45
MODULE_PARM_DESC(modeset,
		"Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, "
		"1=on, -1=force vga console preference [default])");
J
Jesse Barnes 已提交
46

47
unsigned int i915_fbpercrtc __always_unused = 0;
J
Jesse Barnes 已提交
48
module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400);
L
Linus Torvalds 已提交
49

50
int i915_panel_ignore_lid __read_mostly = 0;
51
module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600);
52 53 54
MODULE_PARM_DESC(panel_ignore_lid,
		"Override lid status (0=autodetect [default], 1=lid open, "
		"-1=lid closed)");
55

56
unsigned int i915_powersave __read_mostly = 1;
57
module_param_named(powersave, i915_powersave, int, 0600);
58 59
MODULE_PARM_DESC(powersave,
		"Enable powersavings, fbc, downclocking, etc. (default: true)");
60

61
int i915_semaphores __read_mostly = -1;
62
module_param_named(semaphores, i915_semaphores, int, 0600);
63
MODULE_PARM_DESC(semaphores,
64
		"Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))");
65

66
int i915_enable_rc6 __read_mostly = -1;
67
module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400);
68
MODULE_PARM_DESC(i915_enable_rc6,
69 70 71 72 73
		"Enable power-saving render C-state 6. "
		"Different stages can be selected via bitmask values "
		"(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
		"For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
		"default: -1 (use per-chip default)");
C
Chris Wilson 已提交
74

75
int i915_enable_fbc __read_mostly = -1;
76
module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600);
77 78
MODULE_PARM_DESC(i915_enable_fbc,
		"Enable frame buffer compression for power savings "
79
		"(default: -1 (use per-chip default))");
80

81
unsigned int i915_lvds_downclock __read_mostly = 0;
82
module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400);
83 84 85
MODULE_PARM_DESC(lvds_downclock,
		"Use panel (LVDS/eDP) downclocking for power savings "
		"(default: false)");
86

87 88 89 90 91 92
int i915_lvds_channel_mode __read_mostly;
module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600);
MODULE_PARM_DESC(lvds_channel_mode,
		 "Specify LVDS channel mode "
		 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");

93
int i915_panel_use_ssc __read_mostly = -1;
94
module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600);
95 96
MODULE_PARM_DESC(lvds_use_ssc,
		"Use Spread Spectrum Clock with panels [LVDS/eDP] "
97
		"(default: auto from VBT)");
98

99
int i915_vbt_sdvo_panel_type __read_mostly = -1;
100
module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600);
101
MODULE_PARM_DESC(vbt_sdvo_panel_type,
102 103
		"Override/Ignore selection of SDVO panel mode in the VBT "
		"(-2=ignore, -1=auto [default], index in VBT BIOS table)");
104

105
static bool i915_try_reset __read_mostly = true;
C
Chris Wilson 已提交
106
module_param_named(reset, i915_try_reset, bool, 0600);
107
MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
C
Chris Wilson 已提交
108

109
bool i915_enable_hangcheck __read_mostly = true;
110
module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644);
111 112 113 114
MODULE_PARM_DESC(enable_hangcheck,
		"Periodically check GPU activity for detecting hangs. "
		"WARNING: Disabling this can cause system wide hangs. "
		"(default: true)");
115

116 117
int i915_enable_ppgtt __read_mostly = -1;
module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600);
D
Daniel Vetter 已提交
118 119 120
MODULE_PARM_DESC(i915_enable_ppgtt,
		"Enable PPGTT (default: true)");

121
static struct drm_driver driver;
122
extern int intel_agp_enabled;
123

124
#define INTEL_VGA_DEVICE(id, info) {		\
125
	.class = PCI_BASE_CLASS_DISPLAY << 16,	\
126
	.class_mask = 0xff0000,			\
127 128 129 130
	.vendor = 0x8086,			\
	.device = id,				\
	.subvendor = PCI_ANY_ID,		\
	.subdevice = PCI_ANY_ID,		\
131 132
	.driver_data = (unsigned long) info }

133
static const struct intel_device_info intel_i830_info = {
134
	.gen = 2, .is_mobile = 1, .cursor_needs_physical = 1,
135
	.has_overlay = 1, .overlay_needs_physical = 1,
136 137
};

138
static const struct intel_device_info intel_845g_info = {
139
	.gen = 2,
140
	.has_overlay = 1, .overlay_needs_physical = 1,
141 142
};

143
static const struct intel_device_info intel_i85x_info = {
144
	.gen = 2, .is_i85x = 1, .is_mobile = 1,
145
	.cursor_needs_physical = 1,
146
	.has_overlay = 1, .overlay_needs_physical = 1,
147 148
};

149
static const struct intel_device_info intel_i865g_info = {
150
	.gen = 2,
151
	.has_overlay = 1, .overlay_needs_physical = 1,
152 153
};

154
static const struct intel_device_info intel_i915g_info = {
155
	.gen = 3, .is_i915g = 1, .cursor_needs_physical = 1,
156
	.has_overlay = 1, .overlay_needs_physical = 1,
157
};
158
static const struct intel_device_info intel_i915gm_info = {
159
	.gen = 3, .is_mobile = 1,
160
	.cursor_needs_physical = 1,
161
	.has_overlay = 1, .overlay_needs_physical = 1,
162
	.supports_tv = 1,
163
};
164
static const struct intel_device_info intel_i945g_info = {
165
	.gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1,
166
	.has_overlay = 1, .overlay_needs_physical = 1,
167
};
168
static const struct intel_device_info intel_i945gm_info = {
169
	.gen = 3, .is_i945gm = 1, .is_mobile = 1,
170
	.has_hotplug = 1, .cursor_needs_physical = 1,
171
	.has_overlay = 1, .overlay_needs_physical = 1,
172
	.supports_tv = 1,
173 174
};

175
static const struct intel_device_info intel_i965g_info = {
176
	.gen = 4, .is_broadwater = 1,
177
	.has_hotplug = 1,
178
	.has_overlay = 1,
179 180
};

181
static const struct intel_device_info intel_i965gm_info = {
182
	.gen = 4, .is_crestline = 1,
183
	.is_mobile = 1, .has_fbc = 1, .has_hotplug = 1,
184
	.has_overlay = 1,
185
	.supports_tv = 1,
186 187
};

188
static const struct intel_device_info intel_g33_info = {
189
	.gen = 3, .is_g33 = 1,
190
	.need_gfx_hws = 1, .has_hotplug = 1,
191
	.has_overlay = 1,
192 193
};

194
static const struct intel_device_info intel_g45_info = {
195
	.gen = 4, .is_g4x = 1, .need_gfx_hws = 1,
196
	.has_pipe_cxsr = 1, .has_hotplug = 1,
197
	.has_bsd_ring = 1,
198 199
};

200
static const struct intel_device_info intel_gm45_info = {
201
	.gen = 4, .is_g4x = 1,
202
	.is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1,
203
	.has_pipe_cxsr = 1, .has_hotplug = 1,
204
	.supports_tv = 1,
205
	.has_bsd_ring = 1,
206 207
};

208
static const struct intel_device_info intel_pineview_info = {
209
	.gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1,
210
	.need_gfx_hws = 1, .has_hotplug = 1,
211
	.has_overlay = 1,
212 213
};

214
static const struct intel_device_info intel_ironlake_d_info = {
215
	.gen = 5,
216
	.need_gfx_hws = 1, .has_hotplug = 1,
217
	.has_bsd_ring = 1,
218 219
};

220
static const struct intel_device_info intel_ironlake_m_info = {
221
	.gen = 5, .is_mobile = 1,
222
	.need_gfx_hws = 1, .has_hotplug = 1,
223
	.has_fbc = 1,
224
	.has_bsd_ring = 1,
225 226
};

227
static const struct intel_device_info intel_sandybridge_d_info = {
228
	.gen = 6,
229
	.need_gfx_hws = 1, .has_hotplug = 1,
230
	.has_bsd_ring = 1,
231
	.has_blt_ring = 1,
232
	.has_llc = 1,
233
	.has_force_wake = 1,
234 235
};

236
static const struct intel_device_info intel_sandybridge_m_info = {
237
	.gen = 6, .is_mobile = 1,
238
	.need_gfx_hws = 1, .has_hotplug = 1,
239
	.has_fbc = 1,
240
	.has_bsd_ring = 1,
241
	.has_blt_ring = 1,
242
	.has_llc = 1,
243
	.has_force_wake = 1,
244 245
};

246 247 248 249 250
static const struct intel_device_info intel_ivybridge_d_info = {
	.is_ivybridge = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
251
	.has_llc = 1,
252
	.has_force_wake = 1,
253 254 255 256 257 258 259 260
};

static const struct intel_device_info intel_ivybridge_m_info = {
	.is_ivybridge = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,	/* FBC is not enabled on Ivybridge mobile yet */
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
261
	.has_llc = 1,
262
	.has_force_wake = 1,
263 264
};

265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282
static const struct intel_device_info intel_valleyview_m_info = {
	.gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.is_valleyview = 1,
};

static const struct intel_device_info intel_valleyview_d_info = {
	.gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.is_valleyview = 1,
};

283 284 285 286 287 288
static const struct intel_device_info intel_haswell_d_info = {
	.is_haswell = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.has_llc = 1,
289
	.has_force_wake = 1,
290 291 292 293 294 295 296 297
};

static const struct intel_device_info intel_haswell_m_info = {
	.is_haswell = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.has_llc = 1,
298
	.has_force_wake = 1,
299 300
};

301 302 303 304
static const struct pci_device_id pciidlist[] = {		/* aka */
	INTEL_VGA_DEVICE(0x3577, &intel_i830_info),		/* I830_M */
	INTEL_VGA_DEVICE(0x2562, &intel_845g_info),		/* 845_G */
	INTEL_VGA_DEVICE(0x3582, &intel_i85x_info),		/* I855_GM */
305
	INTEL_VGA_DEVICE(0x358e, &intel_i85x_info),
306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327
	INTEL_VGA_DEVICE(0x2572, &intel_i865g_info),		/* I865_G */
	INTEL_VGA_DEVICE(0x2582, &intel_i915g_info),		/* I915_G */
	INTEL_VGA_DEVICE(0x258a, &intel_i915g_info),		/* E7221_G */
	INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info),		/* I915_GM */
	INTEL_VGA_DEVICE(0x2772, &intel_i945g_info),		/* I945_G */
	INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info),		/* I945_GM */
	INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info),		/* I945_GME */
	INTEL_VGA_DEVICE(0x2972, &intel_i965g_info),		/* I946_GZ */
	INTEL_VGA_DEVICE(0x2982, &intel_i965g_info),		/* G35_G */
	INTEL_VGA_DEVICE(0x2992, &intel_i965g_info),		/* I965_Q */
	INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info),		/* I965_G */
	INTEL_VGA_DEVICE(0x29b2, &intel_g33_info),		/* Q35_G */
	INTEL_VGA_DEVICE(0x29c2, &intel_g33_info),		/* G33_G */
	INTEL_VGA_DEVICE(0x29d2, &intel_g33_info),		/* Q33_G */
	INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info),		/* I965_GM */
	INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info),		/* I965_GME */
	INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info),		/* GM45_G */
	INTEL_VGA_DEVICE(0x2e02, &intel_g45_info),		/* IGD_E_G */
	INTEL_VGA_DEVICE(0x2e12, &intel_g45_info),		/* Q45_G */
	INTEL_VGA_DEVICE(0x2e22, &intel_g45_info),		/* G45_G */
	INTEL_VGA_DEVICE(0x2e32, &intel_g45_info),		/* G41_G */
	INTEL_VGA_DEVICE(0x2e42, &intel_g45_info),		/* B43_G */
328
	INTEL_VGA_DEVICE(0x2e92, &intel_g45_info),		/* B43_G.1 */
329 330 331 332
	INTEL_VGA_DEVICE(0xa001, &intel_pineview_info),
	INTEL_VGA_DEVICE(0xa011, &intel_pineview_info),
	INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info),
	INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info),
333
	INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info),
334 335
	INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info),
	INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info),
336
	INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info),
337
	INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info),
338
	INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info),
339
	INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info),
340 341 342 343 344
	INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */
	INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */
345
	INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */
346 347
	INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info), /* GT2 desktop */
348
	INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info), /* GT2 desktop */
349 350
	INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info), /* GT1 server */
	INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info), /* GT2 server */
351
	INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info), /* GT2 server */
352 353
	INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info), /* GT2 mobile */
354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381
	INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info), /* SDV GT1 desktop */
	INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info), /* SDV GT2 desktop */
	INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info), /* SDV GT2 desktop */
	INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info), /* SDV GT1 server */
	INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info), /* SDV GT2 server */
	INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info), /* SDV GT2 server */
	INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info), /* SDV GT1 mobile */
	INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info), /* SDV GT2 mobile */
	INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info), /* SDV GT2 mobile */
	INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info), /* ULT GT1 desktop */
	INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info), /* ULT GT2 desktop */
	INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info), /* ULT GT2 desktop */
	INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info), /* ULT GT1 server */
	INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info), /* ULT GT2 server */
	INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info), /* ULT GT2 server */
	INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info), /* ULT GT1 mobile */
	INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info), /* ULT GT2 mobile */
	INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info), /* ULT GT2 mobile */
	INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info), /* CRW GT1 desktop */
	INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info), /* CRW GT2 desktop */
	INTEL_VGA_DEVICE(0x0D32, &intel_haswell_d_info), /* CRW GT2 desktop */
	INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info), /* CRW GT1 server */
	INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info), /* CRW GT2 server */
	INTEL_VGA_DEVICE(0x0D3A, &intel_haswell_d_info), /* CRW GT2 server */
	INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info), /* CRW GT1 mobile */
	INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info), /* CRW GT2 mobile */
	INTEL_VGA_DEVICE(0x0D36, &intel_haswell_m_info), /* CRW GT2 mobile */
382 383 384
	INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info),
385
	{0, 0, 0}
L
Linus Torvalds 已提交
386 387
};

J
Jesse Barnes 已提交
388 389 390 391
#if defined(CONFIG_DRM_I915_KMS)
MODULE_DEVICE_TABLE(pci, pciidlist);
#endif

392
#define INTEL_PCH_DEVICE_ID_MASK	0xff00
393
#define INTEL_PCH_IBX_DEVICE_ID_TYPE	0x3b00
394
#define INTEL_PCH_CPT_DEVICE_ID_TYPE	0x1c00
J
Jesse Barnes 已提交
395
#define INTEL_PCH_PPT_DEVICE_ID_TYPE	0x1e00
396
#define INTEL_PCH_LPT_DEVICE_ID_TYPE	0x8c00
397

398
void intel_detect_pch(struct drm_device *dev)
399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct pci_dev *pch;

	/*
	 * The reason to probe ISA bridge instead of Dev31:Fun0 is to
	 * make graphics device passthrough work easy for VMM, that only
	 * need to expose ISA bridge to let driver know the real hardware
	 * underneath. This is a requirement from virtualization team.
	 */
	pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL);
	if (pch) {
		if (pch->vendor == PCI_VENDOR_ID_INTEL) {
			int id;
			id = pch->device & INTEL_PCH_DEVICE_ID_MASK;

415 416
			if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_IBX;
417
				dev_priv->num_pch_pll = 2;
418
				DRM_DEBUG_KMS("Found Ibex Peak PCH\n");
419
				WARN_ON(!IS_GEN5(dev));
420
			} else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) {
421
				dev_priv->pch_type = PCH_CPT;
422
				dev_priv->num_pch_pll = 2;
423
				DRM_DEBUG_KMS("Found CougarPoint PCH\n");
424
				WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
J
Jesse Barnes 已提交
425 426 427
			} else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) {
				/* PantherPoint is CPT compatible */
				dev_priv->pch_type = PCH_CPT;
428
				dev_priv->num_pch_pll = 2;
J
Jesse Barnes 已提交
429
				DRM_DEBUG_KMS("Found PatherPoint PCH\n");
430
				WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
431 432
			} else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_LPT;
433
				dev_priv->num_pch_pll = 0;
434
				DRM_DEBUG_KMS("Found LynxPoint PCH\n");
435
				WARN_ON(!IS_HASWELL(dev));
436
			}
437
			BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS);
438 439 440 441 442
		}
		pci_dev_put(pch);
	}
}

443 444 445 446 447 448 449 450
bool i915_semaphore_is_enabled(struct drm_device *dev)
{
	if (INTEL_INFO(dev)->gen < 6)
		return 0;

	if (i915_semaphores >= 0)
		return i915_semaphores;

451
#ifdef CONFIG_INTEL_IOMMU
452
	/* Enable semaphores on SNB when IO remapping is off */
453 454 455
	if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped)
		return false;
#endif
456 457 458 459

	return 1;
}

460
static int i915_drm_freeze(struct drm_device *dev)
J
Jesse Barnes 已提交
461
{
462 463
	struct drm_i915_private *dev_priv = dev->dev_private;

464 465
	drm_kms_helper_poll_disable(dev);

J
Jesse Barnes 已提交
466 467
	pci_save_state(dev->pdev);

468
	/* If KMS is active, we do the leavevt stuff here */
469
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
470 471
		int error = i915_gem_idle(dev);
		if (error) {
472
			dev_err(&dev->pdev->dev,
473 474 475
				"GEM idle failed, resume might fail\n");
			return error;
		}
476 477 478

		intel_modeset_disable(dev);

479
		drm_irq_uninstall(dev);
480 481
	}

482 483
	i915_save_state(dev);

484
	intel_opregion_fini(dev);
485

486 487
	/* Modeset on resume, not lid events */
	dev_priv->modeset_on_lid = 0;
488

489 490 491 492
	console_lock();
	intel_fbdev_set_suspend(dev, 1);
	console_unlock();

493
	return 0;
494 495
}

496
int i915_suspend(struct drm_device *dev, pm_message_t state)
497 498 499 500 501 502 503 504 505 506 507 508
{
	int error;

	if (!dev || !dev->dev_private) {
		DRM_ERROR("dev: %p\n", dev);
		DRM_ERROR("DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	if (state.event == PM_EVENT_PRETHAW)
		return 0;

509 510 511

	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;
512

513 514 515 516
	error = i915_drm_freeze(dev);
	if (error)
		return error;

517 518 519 520 521
	if (state.event == PM_EVENT_SUSPEND) {
		/* Shut down the device */
		pci_disable_device(dev->pdev);
		pci_set_power_state(dev->pdev, PCI_D3hot);
	}
J
Jesse Barnes 已提交
522 523 524 525

	return 0;
}

526
static int i915_drm_thaw(struct drm_device *dev)
J
Jesse Barnes 已提交
527
{
528
	struct drm_i915_private *dev_priv = dev->dev_private;
529
	int error = 0;
530

531 532
	intel_gt_reset(dev);

533 534 535 536 537 538
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
		mutex_lock(&dev->struct_mutex);
		i915_gem_restore_gtt_mappings(dev);
		mutex_unlock(&dev->struct_mutex);
	}

539
	i915_restore_state(dev);
540
	intel_opregion_setup(dev);
541

542 543
	/* KMS EnterVT equivalent */
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
544
		if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
545 546
			ironlake_init_pch_refclk(dev);

547 548 549
		mutex_lock(&dev->struct_mutex);
		dev_priv->mm.suspended = 0;

550
		error = i915_gem_init_hw(dev);
551
		mutex_unlock(&dev->struct_mutex);
552

553
		intel_modeset_init_hw(dev);
554
		intel_modeset_setup_hw_state(dev);
555
		drm_irq_install(dev);
J
Jesse Barnes 已提交
556
	}
557

558 559
	intel_opregion_init(dev);

560
	dev_priv->modeset_on_lid = 0;
561

562 563 564
	console_lock();
	intel_fbdev_set_suspend(dev, 0);
	console_unlock();
565 566 567
	return error;
}

568
int i915_resume(struct drm_device *dev)
569
{
570 571
	int ret;

572 573 574
	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

575 576 577 578 579
	if (pci_enable_device(dev->pdev))
		return -EIO;

	pci_set_master(dev->pdev);

580 581 582 583 584 585
	ret = i915_drm_thaw(dev);
	if (ret)
		return ret;

	drm_kms_helper_poll_enable(dev);
	return 0;
J
Jesse Barnes 已提交
586 587
}

588
static int i8xx_do_reset(struct drm_device *dev)
589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (IS_I85X(dev))
		return -ENODEV;

	I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	if (IS_I830(dev) || IS_845G(dev)) {
		I915_WRITE(DEBUG_RESET_I830,
			   DEBUG_RESET_DISPLAY |
			   DEBUG_RESET_RENDER |
			   DEBUG_RESET_FULL);
		POSTING_READ(DEBUG_RESET_I830);
		msleep(1);

		I915_WRITE(DEBUG_RESET_I830, 0);
		POSTING_READ(DEBUG_RESET_I830);
	}

	msleep(1);

	I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	return 0;
}

618 619 620
static int i965_reset_complete(struct drm_device *dev)
{
	u8 gdrst;
621
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
D
Daniel Vetter 已提交
622
	return (gdrst & GRDOM_RESET_ENABLE) == 0;
623 624
}

625
static int i965_do_reset(struct drm_device *dev)
626
{
627
	int ret;
628 629
	u8 gdrst;

630 631 632 633 634
	/*
	 * Set the domains we want to reset (GRDOM/bits 2 and 3) as
	 * well as the reset bit (GR/bit 0).  Setting the GR bit
	 * triggers the reset; when done, the hardware will clear it.
	 */
635
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
636
	pci_write_config_byte(dev->pdev, I965_GDRST,
637 638 639 640 641 642 643 644 645 646 647
			      gdrst | GRDOM_RENDER |
			      GRDOM_RESET_ENABLE);
	ret =  wait_for(i965_reset_complete(dev), 500);
	if (ret)
		return ret;

	/* We can't reset render&media without also resetting display ... */
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
	pci_write_config_byte(dev->pdev, I965_GDRST,
			      gdrst | GRDOM_MEDIA |
			      GRDOM_RESET_ENABLE);
648 649 650 651

	return wait_for(i965_reset_complete(dev), 500);
}

652
static int ironlake_do_reset(struct drm_device *dev)
653 654
{
	struct drm_i915_private *dev_priv = dev->dev_private;
655 656 657 658 659 660 661 662 663 664 665 666
	u32 gdrst;
	int ret;

	gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
		   gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE);
	ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
	if (ret)
		return ret;

	/* We can't reset render&media without also resetting display ... */
	gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
667
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
668
		   gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE);
669
	return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
J
Jesse Barnes 已提交
670 671
}

672
static int gen6_do_reset(struct drm_device *dev)
673 674
{
	struct drm_i915_private *dev_priv = dev->dev_private;
675 676
	int	ret;
	unsigned long irqflags;
677

678 679 680
	/* Hold gt_lock across reset to prevent any register access
	 * with forcewake not set correctly
	 */
681
	spin_lock_irqsave(&dev_priv->gt_lock, irqflags);
682 683 684 685 686 687 688 689 690 691 692 693 694

	/* Reset the chip */

	/* GEN6_GDRST is not in the gt power well, no need to check
	 * for fifo space for the write or forcewake the chip for
	 * the read
	 */
	I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL);

	/* Spin waiting for the device to ack the reset request */
	ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500);

	/* If reset with a user forcewake, try to restore, otherwise turn it off */
695
	if (dev_priv->forcewake_count)
696
		dev_priv->gt.force_wake_get(dev_priv);
697
	else
698
		dev_priv->gt.force_wake_put(dev_priv);
699 700 701 702

	/* Restore fifo count */
	dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES);

703 704
	spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags);
	return ret;
705 706
}

707
int intel_gpu_reset(struct drm_device *dev)
708
{
709
	struct drm_i915_private *dev_priv = dev->dev_private;
710 711 712 713 714
	int ret = -ENODEV;

	switch (INTEL_INFO(dev)->gen) {
	case 7:
	case 6:
715
		ret = gen6_do_reset(dev);
716 717
		break;
	case 5:
718
		ret = ironlake_do_reset(dev);
719 720
		break;
	case 4:
721
		ret = i965_do_reset(dev);
722 723
		break;
	case 2:
724
		ret = i8xx_do_reset(dev);
725 726 727
		break;
	}

728 729 730 731 732 733 734 735 736 737 738
	/* Also reset the gpu hangman. */
	if (dev_priv->stop_rings) {
		DRM_DEBUG("Simulated gpu hang, resetting stop_rings\n");
		dev_priv->stop_rings = 0;
		if (ret == -ENODEV) {
			DRM_ERROR("Reset not implemented, but ignoring "
				  "error for simulated gpu hangs\n");
			ret = 0;
		}
	}

739 740 741
	return ret;
}

742
/**
743
 * i915_reset - reset chip after a hang
744 745 746 747 748 749 750 751 752 753 754 755 756
 * @dev: drm device to reset
 *
 * Reset the chip.  Useful if a hang is detected. Returns zero on successful
 * reset or otherwise an error code.
 *
 * Procedure is fairly simple:
 *   - reset the chip using the reset reg
 *   - re-init context state
 *   - re-init hardware status page
 *   - re-init ring buffer
 *   - re-init interrupt state
 *   - re-init display
 */
757
int i915_reset(struct drm_device *dev)
758 759
{
	drm_i915_private_t *dev_priv = dev->dev_private;
760
	int ret;
761

C
Chris Wilson 已提交
762 763 764
	if (!i915_try_reset)
		return 0;

765
	mutex_lock(&dev->struct_mutex);
766

767
	i915_gem_reset(dev);
768

769
	ret = -ENODEV;
770
	if (get_seconds() - dev_priv->last_gpu_reset < 5)
771
		DRM_ERROR("GPU hanging too fast, declaring wedged!\n");
772
	else
773
		ret = intel_gpu_reset(dev);
774

775
	dev_priv->last_gpu_reset = get_seconds();
776
	if (ret) {
777
		DRM_ERROR("Failed to reset chip.\n");
778
		mutex_unlock(&dev->struct_mutex);
779
		return ret;
780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796
	}

	/* Ok, now get things going again... */

	/*
	 * Everything depends on having the GTT running, so we need to start
	 * there.  Fortunately we don't need to do this unless we reset the
	 * chip at a PCI level.
	 *
	 * Next we need to restore the context, but we don't use those
	 * yet either...
	 *
	 * Ring buffer needs to be re-initialized in the KMS case, or if X
	 * was running at the time of the reset (i.e. we weren't VT
	 * switched away).
	 */
	if (drm_core_check_feature(dev, DRIVER_MODESET) ||
797
			!dev_priv->mm.suspended) {
798 799 800
		struct intel_ring_buffer *ring;
		int i;

801
		dev_priv->mm.suspended = 0;
802

803 804
		i915_gem_init_swizzling(dev);

805 806
		for_each_ring(ring, dev_priv, i)
			ring->init(ring);
807

808
		i915_gem_context_init(dev);
D
Daniel Vetter 已提交
809 810
		i915_gem_init_ppgtt(dev);

811 812 813 814 815
		/*
		 * It would make sense to re-init all the other hw state, at
		 * least the rps/rc6/emon init done within modeset_init_hw. For
		 * some unknown reason, this blows up my ilk, so don't.
		 */
816

817
		mutex_unlock(&dev->struct_mutex);
818

819 820
		drm_irq_uninstall(dev);
		drm_irq_install(dev);
821 822
	} else {
		mutex_unlock(&dev->struct_mutex);
823 824 825 826 827
	}

	return 0;
}

828 829 830
static int __devinit
i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
{
831 832 833
	struct intel_device_info *intel_info =
		(struct intel_device_info *) ent->driver_data;

834 835 836 837 838 839 840 841
	/* Only bind to function 0 of the device. Early generations
	 * used function 1 as a placeholder for multi-head. This causes
	 * us confusion instead, especially on the systems where both
	 * functions have the same PCI-ID!
	 */
	if (PCI_FUNC(pdev->devfn))
		return -ENODEV;

842 843 844 845 846 847 848 849 850 851 852 853
	/* We've managed to ship a kms-enabled ddx that shipped with an XvMC
	 * implementation for gen3 (and only gen3) that used legacy drm maps
	 * (gasp!) to share buffers between X and the client. Hence we need to
	 * keep around the fake agp stuff for gen3, even when kms is enabled. */
	if (intel_info->gen != 3) {
		driver.driver_features &=
			~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP);
	} else if (!intel_agp_enabled) {
		DRM_ERROR("drm/i915 can't work without intel_agp module!\n");
		return -ENODEV;
	}

854
	return drm_get_pci_dev(pdev, ent, &driver);
855 856 857 858 859 860 861 862 863 864
}

static void
i915_pci_remove(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);

	drm_put_dev(dev);
}

865
static int i915_pm_suspend(struct device *dev)
866
{
867 868 869
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);
	int error;
870

871 872 873 874
	if (!drm_dev || !drm_dev->dev_private) {
		dev_err(dev, "DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}
875

876 877 878
	if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

879 880 881
	error = i915_drm_freeze(drm_dev);
	if (error)
		return error;
882

883 884
	pci_disable_device(pdev);
	pci_set_power_state(pdev, PCI_D3hot);
885

886
	return 0;
887 888
}

889
static int i915_pm_resume(struct device *dev)
890
{
891 892 893 894
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	return i915_resume(drm_dev);
895 896
}

897
static int i915_pm_freeze(struct device *dev)
898
{
899 900 901 902 903 904 905 906 907
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	if (!drm_dev || !drm_dev->dev_private) {
		dev_err(dev, "DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	return i915_drm_freeze(drm_dev);
908 909
}

910
static int i915_pm_thaw(struct device *dev)
911
{
912 913 914 915
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	return i915_drm_thaw(drm_dev);
916 917
}

918
static int i915_pm_poweroff(struct device *dev)
919
{
920 921 922
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

923
	return i915_drm_freeze(drm_dev);
924 925
}

926
static const struct dev_pm_ops i915_pm_ops = {
927 928 929 930 931 932
	.suspend = i915_pm_suspend,
	.resume = i915_pm_resume,
	.freeze = i915_pm_freeze,
	.thaw = i915_pm_thaw,
	.poweroff = i915_pm_poweroff,
	.restore = i915_pm_resume,
933 934
};

935
static const struct vm_operations_struct i915_gem_vm_ops = {
936
	.fault = i915_gem_fault,
937 938
	.open = drm_gem_vm_open,
	.close = drm_gem_vm_close,
939 940
};

941 942 943 944 945 946 947 948 949 950 951 952 953 954 955
static const struct file_operations i915_driver_fops = {
	.owner = THIS_MODULE,
	.open = drm_open,
	.release = drm_release,
	.unlocked_ioctl = drm_ioctl,
	.mmap = drm_gem_mmap,
	.poll = drm_poll,
	.fasync = drm_fasync,
	.read = drm_read,
#ifdef CONFIG_COMPAT
	.compat_ioctl = i915_compat_ioctl,
#endif
	.llseek = noop_llseek,
};

L
Linus Torvalds 已提交
956
static struct drm_driver driver = {
957 958
	/* Don't use MTRRs here; the Xserver or userspace app should
	 * deal with them for Intel hardware.
D
Dave Airlie 已提交
959
	 */
960 961
	.driver_features =
	    DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/
962
	    DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME,
963
	.load = i915_driver_load,
J
Jesse Barnes 已提交
964
	.unload = i915_driver_unload,
965
	.open = i915_driver_open,
966 967
	.lastclose = i915_driver_lastclose,
	.preclose = i915_driver_preclose,
968
	.postclose = i915_driver_postclose,
969 970 971 972 973

	/* Used in place of i915_pm_ops for non-DRIVER_MODESET */
	.suspend = i915_suspend,
	.resume = i915_resume,

974
	.device_is_agp = i915_driver_device_is_agp,
975 976
	.master_create = i915_master_create,
	.master_destroy = i915_master_destroy,
977
#if defined(CONFIG_DEBUG_FS)
978 979
	.debugfs_init = i915_debugfs_init,
	.debugfs_cleanup = i915_debugfs_cleanup,
980
#endif
981 982
	.gem_init_object = i915_gem_init_object,
	.gem_free_object = i915_gem_free_object,
983
	.gem_vm_ops = &i915_gem_vm_ops,
984 985 986 987 988 989

	.prime_handle_to_fd = drm_gem_prime_handle_to_fd,
	.prime_fd_to_handle = drm_gem_prime_fd_to_handle,
	.gem_prime_export = i915_gem_prime_export,
	.gem_prime_import = i915_gem_prime_import,

990 991 992
	.dumb_create = i915_gem_dumb_create,
	.dumb_map_offset = i915_gem_mmap_gtt,
	.dumb_destroy = i915_gem_dumb_destroy,
L
Linus Torvalds 已提交
993
	.ioctls = i915_ioctls,
994
	.fops = &i915_driver_fops,
995 996 997 998 999 1000
	.name = DRIVER_NAME,
	.desc = DRIVER_DESC,
	.date = DRIVER_DATE,
	.major = DRIVER_MAJOR,
	.minor = DRIVER_MINOR,
	.patchlevel = DRIVER_PATCHLEVEL,
L
Linus Torvalds 已提交
1001 1002
};

1003 1004 1005 1006 1007 1008 1009 1010
static struct pci_driver i915_pci_driver = {
	.name = DRIVER_NAME,
	.id_table = pciidlist,
	.probe = i915_pci_probe,
	.remove = i915_pci_remove,
	.driver.pm = &i915_pm_ops,
};

L
Linus Torvalds 已提交
1011 1012 1013
static int __init i915_init(void)
{
	driver.num_ioctls = i915_max_ioctl;
J
Jesse Barnes 已提交
1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035

	/*
	 * If CONFIG_DRM_I915_KMS is set, default to KMS unless
	 * explicitly disabled with the module pararmeter.
	 *
	 * Otherwise, just follow the parameter (defaulting to off).
	 *
	 * Allow optional vga_text_mode_force boot option to override
	 * the default behavior.
	 */
#if defined(CONFIG_DRM_I915_KMS)
	if (i915_modeset != 0)
		driver.driver_features |= DRIVER_MODESET;
#endif
	if (i915_modeset == 1)
		driver.driver_features |= DRIVER_MODESET;

#ifdef CONFIG_VGA_CONSOLE
	if (vgacon_text_force() && i915_modeset == -1)
		driver.driver_features &= ~DRIVER_MODESET;
#endif

1036 1037 1038
	if (!(driver.driver_features & DRIVER_MODESET))
		driver.get_vblank_timestamp = NULL;

1039
	return drm_pci_init(&driver, &i915_pci_driver);
L
Linus Torvalds 已提交
1040 1041 1042 1043
}

static void __exit i915_exit(void)
{
1044
	drm_pci_exit(&driver, &i915_pci_driver);
L
Linus Torvalds 已提交
1045 1046 1047 1048 1049
}

module_init(i915_init);
module_exit(i915_exit);

D
Dave Airlie 已提交
1050 1051
MODULE_AUTHOR(DRIVER_AUTHOR);
MODULE_DESCRIPTION(DRIVER_DESC);
L
Linus Torvalds 已提交
1052
MODULE_LICENSE("GPL and additional rights");
1053

1054 1055
/* We give fast paths for the really cool registers */
#define NEEDS_FORCE_WAKE(dev_priv, reg) \
1056 1057 1058
	((HAS_FORCE_WAKE((dev_priv)->dev)) && \
	 ((reg) < 0x40000) &&            \
	 ((reg) != FORCEWAKE))
1059

1060 1061 1062 1063 1064 1065
static bool IS_DISPLAYREG(u32 reg)
{
	/*
	 * This should make it easier to transition modules over to the
	 * new register block scheme, since we can do it incrementally.
	 */
1066
	if (reg >= VLV_DISPLAY_BASE)
1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134
		return false;

	if (reg >= RENDER_RING_BASE &&
	    reg < RENDER_RING_BASE + 0xff)
		return false;
	if (reg >= GEN6_BSD_RING_BASE &&
	    reg < GEN6_BSD_RING_BASE + 0xff)
		return false;
	if (reg >= BLT_RING_BASE &&
	    reg < BLT_RING_BASE + 0xff)
		return false;

	if (reg == PGTBL_ER)
		return false;

	if (reg >= IPEIR_I965 &&
	    reg < HWSTAM)
		return false;

	if (reg == MI_MODE)
		return false;

	if (reg == GFX_MODE_GEN7)
		return false;

	if (reg == RENDER_HWS_PGA_GEN7 ||
	    reg == BSD_HWS_PGA_GEN7 ||
	    reg == BLT_HWS_PGA_GEN7)
		return false;

	if (reg == GEN6_BSD_SLEEP_PSMI_CONTROL ||
	    reg == GEN6_BSD_RNCID)
		return false;

	if (reg == GEN6_BLITTER_ECOSKPD)
		return false;

	if (reg >= 0x4000c &&
	    reg <= 0x4002c)
		return false;

	if (reg >= 0x4f000 &&
	    reg <= 0x4f08f)
		return false;

	if (reg >= 0x4f100 &&
	    reg <= 0x4f11f)
		return false;

	if (reg >= VLV_MASTER_IER &&
	    reg <= GEN6_PMIER)
		return false;

	if (reg >= FENCE_REG_SANDYBRIDGE_0 &&
	    reg < (FENCE_REG_SANDYBRIDGE_0 + (16*8)))
		return false;

	if (reg >= VLV_IIR_RW &&
	    reg <= VLV_ISR)
		return false;

	if (reg == FORCEWAKE_VLV ||
	    reg == FORCEWAKE_ACK_VLV)
		return false;

	if (reg == GEN6_GDRST)
		return false;

1135
	switch (reg) {
1136 1137 1138 1139 1140
	case _3D_CHICKEN3:
	case IVB_CHICKEN3:
	case GEN7_COMMON_SLICE_CHICKEN1:
	case GEN7_L3CNTLREG1:
	case GEN7_L3_CHICKEN_MODE_REGISTER:
1141
	case GEN7_ROW_CHICKEN2:
1142 1143
	case GEN7_L3SQCREG4:
	case GEN7_SQ_CHICKEN_MBCUNIT_CONFIG:
1144
	case GEN7_HALF_SLICE_CHICKEN1:
1145 1146
	case GEN6_MBCTL:
	case GEN6_UCGCTL2:
1147 1148 1149 1150 1151
		return false;
	default:
		break;
	}

1152 1153 1154
	return true;
}

1155 1156 1157 1158 1159 1160 1161 1162 1163
static void
ilk_dummy_write(struct drm_i915_private *dev_priv)
{
	/* WaIssueDummyWriteToWakeupFromRC6: Issue a dummy write to wake up the
	 * chip from rc6 before touching it for real. MI_MODE is masked, hence
	 * harmless to write 0 into. */
	I915_WRITE_NOTRACE(MI_MODE, 0);
}

1164 1165 1166
#define __i915_read(x, y) \
u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \
	u##x val = 0; \
1167 1168
	if (IS_GEN5(dev_priv->dev)) \
		ilk_dummy_write(dev_priv); \
1169
	if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \
1170 1171 1172
		unsigned long irqflags; \
		spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \
		if (dev_priv->forcewake_count == 0) \
1173
			dev_priv->gt.force_wake_get(dev_priv); \
1174
		val = read##y(dev_priv->regs + reg); \
1175
		if (dev_priv->forcewake_count == 0) \
1176
			dev_priv->gt.force_wake_put(dev_priv); \
1177
		spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \
1178 1179
	} else if (IS_VALLEYVIEW(dev_priv->dev) && IS_DISPLAYREG(reg)) { \
		val = read##y(dev_priv->regs + reg + 0x180000);		\
1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194
	} else { \
		val = read##y(dev_priv->regs + reg); \
	} \
	trace_i915_reg_rw(false, reg, val, sizeof(val)); \
	return val; \
}

__i915_read(8, b)
__i915_read(16, w)
__i915_read(32, l)
__i915_read(64, q)
#undef __i915_read

#define __i915_write(x, y) \
void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \
1195
	u32 __fifo_ret = 0; \
1196 1197
	trace_i915_reg_rw(true, reg, val, sizeof(val)); \
	if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \
1198
		__fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \
1199
	} \
1200 1201
	if (IS_GEN5(dev_priv->dev)) \
		ilk_dummy_write(dev_priv); \
1202 1203 1204 1205 1206
	if (IS_VALLEYVIEW(dev_priv->dev) && IS_DISPLAYREG(reg)) { \
		write##y(val, dev_priv->regs + reg + 0x180000);		\
	} else {							\
		write##y(val, dev_priv->regs + reg);			\
	}								\
1207 1208 1209
	if (unlikely(__fifo_ret)) { \
		gen6_gt_check_fifodbg(dev_priv); \
	} \
1210 1211 1212 1213
	if (IS_HASWELL(dev_priv->dev) && (I915_READ_NOTRACE(GEN7_ERR_INT) & ERR_INT_MMIO_UNCLAIMED)) { \
		DRM_ERROR("Unclaimed write to %x\n", reg); \
		writel(ERR_INT_MMIO_UNCLAIMED, dev_priv->regs + GEN7_ERR_INT);	\
	} \
1214 1215 1216 1217 1218 1219
}
__i915_write(8, b)
__i915_write(16, w)
__i915_write(32, l)
__i915_write(64, q)
#undef __i915_write
B
Ben Widawsky 已提交
1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265

static const struct register_whitelist {
	uint64_t offset;
	uint32_t size;
	uint32_t gen_bitmask; /* support gens, 0x10 for 4, 0x30 for 4 and 5, etc. */
} whitelist[] = {
	{ RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 },
};

int i915_reg_read_ioctl(struct drm_device *dev,
			void *data, struct drm_file *file)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct drm_i915_reg_read *reg = data;
	struct register_whitelist const *entry = whitelist;
	int i;

	for (i = 0; i < ARRAY_SIZE(whitelist); i++, entry++) {
		if (entry->offset == reg->offset &&
		    (1 << INTEL_INFO(dev)->gen & entry->gen_bitmask))
			break;
	}

	if (i == ARRAY_SIZE(whitelist))
		return -EINVAL;

	switch (entry->size) {
	case 8:
		reg->val = I915_READ64(reg->offset);
		break;
	case 4:
		reg->val = I915_READ(reg->offset);
		break;
	case 2:
		reg->val = I915_READ16(reg->offset);
		break;
	case 1:
		reg->val = I915_READ8(reg->offset);
		break;
	default:
		WARN_ON(1);
		return -EINVAL;
	}

	return 0;
}