exynos4.dtsi 25.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/*
 * Samsung's Exynos4 SoC series common device tree source
 *
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 * Copyright (c) 2010-2011 Linaro Ltd.
 *		www.linaro.org
 *
 * Samsung's Exynos4 SoC series device nodes are listed in this file.  Particular
 * SoCs from Exynos4 series can include this file and provide values for SoCs
 * specfic bindings.
 *
 * Note: This file does not include device nodes for all the controllers in
 * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
 * nodes can be added to this file.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

22
#include <dt-bindings/clock/exynos4.h>
23
#include <dt-bindings/clock/exynos-audss-clk.h>
24
#include <dt-bindings/interrupt-controller/arm-gic.h>
25
#include <dt-bindings/interrupt-controller/irq.h>
26
#include "exynos-syscon-restart.dtsi"
27 28 29

/ {
	interrupt-parent = <&gic>;
30 31
	#address-cells = <1>;
	#size-cells = <1>;
32 33 34 35 36

	aliases {
		spi0 = &spi_0;
		spi1 = &spi_1;
		spi2 = &spi_2;
37 38 39 40 41 42 43 44
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		i2c2 = &i2c_2;
		i2c3 = &i2c_3;
		i2c4 = &i2c_4;
		i2c5 = &i2c_5;
		i2c6 = &i2c_6;
		i2c7 = &i2c_7;
45
		i2c8 = &i2c_8;
46 47 48 49 50 51
		csis0 = &csis_0;
		csis1 = &csis_1;
		fimc0 = &fimc_0;
		fimc1 = &fimc_1;
		fimc2 = &fimc_2;
		fimc3 = &fimc_3;
52 53 54 55
		serial0 = &serial_0;
		serial1 = &serial_1;
		serial2 = &serial_2;
		serial3 = &serial_3;
56 57
	};

58 59 60 61 62 63 64 65 66 67 68
	clock_audss: clock-controller@03810000 {
		compatible = "samsung,exynos4210-audss-clock";
		reg = <0x03810000 0x0C>;
		#clock-cells = <1>;
	};

	i2s0: i2s@03830000 {
		compatible = "samsung,s5pv210-i2s";
		reg = <0x03830000 0x100>;
		clocks = <&clock_audss EXYNOS_I2S_BUS>;
		clock-names = "iis";
69 70
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk0";
71 72 73
		dmas = <&pdma0 12>, <&pdma0 11>, <&pdma0 10>;
		dma-names = "tx", "rx", "tx-sec";
		samsung,idma-addr = <0x03000000>;
74
		#sound-dai-cells = <1>;
75 76 77
		status = "disabled";
	};

78 79 80 81 82
	chipid@10000000 {
		compatible = "samsung,exynos4210-chipid";
		reg = <0x10000000 0x100>;
	};

83 84 85 86 87
	scu: snoop-control-unit@10500000 {
		compatible = "arm,cortex-a9-scu";
		reg = <0x10500000 0x2000>;
	};

88 89
	memory-controller@12570000 {
		compatible = "samsung,exynos4210-srom";
90 91 92
		reg = <0x12570000 0x14>;
	};

93
	mipi_phy: video-phy {
94 95
		compatible = "samsung,s5pv210-mipi-video-phy";
		#phy-cells = <1>;
96
		syscon = <&pmu_system_controller>;
97 98
	};

99 100 101
	pd_mfc: mfc-power-domain@10023C40 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C40 0x20>;
102
		#power-domain-cells = <0>;
103 104 105 106 107
	};

	pd_g3d: g3d-power-domain@10023C60 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C60 0x20>;
108
		#power-domain-cells = <0>;
109 110 111 112 113
	};

	pd_lcd0: lcd0-power-domain@10023C80 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C80 0x20>;
114
		#power-domain-cells = <0>;
115 116 117 118 119
	};

	pd_tv: tv-power-domain@10023C20 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C20 0x20>;
120
		#power-domain-cells = <0>;
121
		power-domains = <&pd_lcd0>;
122 123 124 125 126
	};

	pd_cam: cam-power-domain@10023C00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C00 0x20>;
127
		#power-domain-cells = <0>;
128 129 130 131 132
	};

	pd_gps: gps-power-domain@10023CE0 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023CE0 0x20>;
133
		#power-domain-cells = <0>;
134 135
	};

136 137 138
	pd_gps_alive: gps-alive-power-domain@10023D00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023D00 0x20>;
139
		#power-domain-cells = <0>;
140 141
	};

142
	gic: interrupt-controller@10490000 {
143 144 145
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
146
		reg = <0x10490000 0x10000>, <0x10480000 0x10000>;
147 148
	};

149
	combiner: interrupt-controller@10440000 {
150 151 152 153 154 155
		compatible = "samsung,exynos4210-combiner";
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0x10440000 0x1000>;
	};

156 157 158 159 160 161
	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupt-parent = <&combiner>;
		interrupts = <2 2>, <3 2>;
	};

162
	sys_reg: syscon@10010000 {
163 164 165 166
		compatible = "samsung,exynos4-sysreg", "syscon";
		reg = <0x10010000 0x400>;
	};

167 168 169
	pmu_system_controller: system-controller@10020000 {
		compatible = "samsung,exynos4210-pmu", "syscon";
		reg = <0x10020000 0x4000>;
170 171 172
		interrupt-controller;
		#interrupt-cells = <3>;
		interrupt-parent = <&gic>;
173 174
	};

175 176 177
	dsi_0: dsi@11C80000 {
		compatible = "samsung,exynos4210-mipi-dsi";
		reg = <0x11C80000 0x10000>;
178
		interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
179
		power-domains = <&pd_lcd0>;
180 181
		phys = <&mipi_phy 1>;
		phy-names = "dsim";
182
		clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI0>;
183
		clock-names = "bus_clk", "sclk_mipi";
184 185 186 187 188
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <0>;
	};

189 190 191 192 193
	camera {
		compatible = "samsung,fimc", "simple-bus";
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <1>;
194 195
		#clock-cells = <1>;
		clock-output-names = "cam_a_clkout", "cam_b_clkout";
196 197 198 199 200
		ranges;

		fimc_0: fimc@11800000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11800000 0x1000>;
201
			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
202
			clocks = <&clock CLK_FIMC0>, <&clock CLK_SCLK_FIMC0>;
203
			clock-names = "fimc", "sclk_fimc";
204
			power-domains = <&pd_cam>;
205
			samsung,sysreg = <&sys_reg>;
206
			iommus = <&sysmmu_fimc0>;
207 208 209 210 211 212
			status = "disabled";
		};

		fimc_1: fimc@11810000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11810000 0x1000>;
213
			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
214
			clocks = <&clock CLK_FIMC1>, <&clock CLK_SCLK_FIMC1>;
215
			clock-names = "fimc", "sclk_fimc";
216
			power-domains = <&pd_cam>;
217
			samsung,sysreg = <&sys_reg>;
218
			iommus = <&sysmmu_fimc1>;
219 220 221 222 223 224
			status = "disabled";
		};

		fimc_2: fimc@11820000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11820000 0x1000>;
225
			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
226
			clocks = <&clock CLK_FIMC2>, <&clock CLK_SCLK_FIMC2>;
227
			clock-names = "fimc", "sclk_fimc";
228
			power-domains = <&pd_cam>;
229
			samsung,sysreg = <&sys_reg>;
230
			iommus = <&sysmmu_fimc2>;
231 232 233 234 235 236
			status = "disabled";
		};

		fimc_3: fimc@11830000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11830000 0x1000>;
237
			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
238
			clocks = <&clock CLK_FIMC3>, <&clock CLK_SCLK_FIMC3>;
239
			clock-names = "fimc", "sclk_fimc";
240
			power-domains = <&pd_cam>;
241
			samsung,sysreg = <&sys_reg>;
242
			iommus = <&sysmmu_fimc3>;
243 244 245 246 247 248
			status = "disabled";
		};

		csis_0: csis@11880000 {
			compatible = "samsung,exynos4210-csis";
			reg = <0x11880000 0x4000>;
249
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
250
			clocks = <&clock CLK_CSIS0>, <&clock CLK_SCLK_CSIS0>;
251 252
			clock-names = "csis", "sclk_csis";
			bus-width = <4>;
253
			power-domains = <&pd_cam>;
254 255
			phys = <&mipi_phy 0>;
			phy-names = "csis";
256 257 258 259 260 261 262 263
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		csis_1: csis@11890000 {
			compatible = "samsung,exynos4210-csis";
			reg = <0x11890000 0x4000>;
264
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
265
			clocks = <&clock CLK_CSIS1>, <&clock CLK_SCLK_CSIS1>;
266 267
			clock-names = "csis", "sclk_csis";
			bus-width = <2>;
268
			power-domains = <&pd_cam>;
269 270
			phys = <&mipi_phy 2>;
			phy-names = "csis";
271 272 273 274 275 276
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

277
	watchdog: watchdog@10060000 {
278 279
		compatible = "samsung,s3c2410-wdt";
		reg = <0x10060000 0x100>;
280
		interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
281
		clocks = <&clock CLK_WDT>;
282
		clock-names = "watchdog";
283
		status = "disabled";
284 285
	};

286
	rtc: rtc@10070000 {
287 288
		compatible = "samsung,s3c6410-rtc";
		reg = <0x10070000 0x100>;
289
		interrupt-parent = <&pmu_system_controller>;
290 291
		interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
292
		clocks = <&clock CLK_RTC>;
293
		clock-names = "rtc";
294
		status = "disabled";
295 296
	};

297
	keypad: keypad@100A0000 {
298 299
		compatible = "samsung,s5pv210-keypad";
		reg = <0x100A0000 0x100>;
300
		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
301
		clocks = <&clock CLK_KEYIF>;
302
		clock-names = "keypad";
303
		status = "disabled";
304 305
	};

306
	sdhci_0: sdhci@12510000 {
307 308
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12510000 0x100>;
309
		interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
310
		clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
311
		clock-names = "hsmmc", "mmc_busclk.2";
312
		status = "disabled";
313 314
	};

315
	sdhci_1: sdhci@12520000 {
316 317
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12520000 0x100>;
318
		interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
319
		clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
320
		clock-names = "hsmmc", "mmc_busclk.2";
321
		status = "disabled";
322 323
	};

324
	sdhci_2: sdhci@12530000 {
325 326
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12530000 0x100>;
327
		interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
328
		clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
329
		clock-names = "hsmmc", "mmc_busclk.2";
330
		status = "disabled";
331 332
	};

333
	sdhci_3: sdhci@12540000 {
334 335
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12540000 0x100>;
336
		interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
337
		clocks = <&clock CLK_SDMMC3>, <&clock CLK_SCLK_MMC3>;
338
		clock-names = "hsmmc", "mmc_busclk.2";
339
		status = "disabled";
340 341 342 343 344 345 346 347 348 349
	};

	exynos_usbphy: exynos-usbphy@125B0000 {
		compatible = "samsung,exynos4210-usb2-phy";
		reg = <0x125B0000 0x100>;
		samsung,pmureg-phandle = <&pmu_system_controller>;
		clocks = <&clock CLK_USB_DEVICE>, <&clock CLK_XUSBXTI>;
		clock-names = "phy", "ref";
		#phy-cells = <1>;
		status = "disabled";
350 351
	};

352
	hsotg: hsotg@12480000 {
353 354
		compatible = "samsung,s3c6400-hsotg";
		reg = <0x12480000 0x20000>;
355
		interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
356 357 358 359 360
		clocks = <&clock CLK_USB_DEVICE>;
		clock-names = "otg";
		phys = <&exynos_usbphy 0>;
		phy-names = "usb2-phy";
		status = "disabled";
361 362
	};

363
	ehci: ehci@12580000 {
364 365
		compatible = "samsung,exynos4210-ehci";
		reg = <0x12580000 0x100>;
366
		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
367
		clocks = <&clock CLK_USB_HOST>;
368 369
		clock-names = "usbhost";
		status = "disabled";
370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
		    reg = <0>;
		    phys = <&exynos_usbphy 1>;
		    status = "disabled";
		};
		port@1 {
		    reg = <1>;
		    phys = <&exynos_usbphy 2>;
		    status = "disabled";
		};
		port@2 {
		    reg = <2>;
		    phys = <&exynos_usbphy 3>;
		    status = "disabled";
		};
387 388
	};

389
	ohci: ohci@12590000 {
390 391
		compatible = "samsung,exynos4210-ohci";
		reg = <0x12590000 0x100>;
392
		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
393
		clocks = <&clock CLK_USB_HOST>;
394 395
		clock-names = "usbhost";
		status = "disabled";
396 397 398 399 400 401 402
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
		    reg = <0>;
		    phys = <&exynos_usbphy 1>;
		    status = "disabled";
		};
403 404
	};

405
	i2s1: i2s@13960000 {
406
		compatible = "samsung,s3c6410-i2s";
407 408 409
		reg = <0x13960000 0x100>;
		clocks = <&clock CLK_I2S1>;
		clock-names = "iis";
410 411
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk1";
412 413
		dmas = <&pdma1 12>, <&pdma1 11>;
		dma-names = "tx", "rx";
414
		#sound-dai-cells = <1>;
415 416 417 418
		status = "disabled";
	};

	i2s2: i2s@13970000 {
419
		compatible = "samsung,s3c6410-i2s";
420 421 422
		reg = <0x13970000 0x100>;
		clocks = <&clock CLK_I2S2>;
		clock-names = "iis";
423 424
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk2";
425 426
		dmas = <&pdma0 14>, <&pdma0 13>;
		dma-names = "tx", "rx";
427
		#sound-dai-cells = <1>;
428 429 430
		status = "disabled";
	};

431 432 433
	mfc: codec@13400000 {
		compatible = "samsung,mfc-v5";
		reg = <0x13400000 0x10000>;
434
		interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
435
		power-domains = <&pd_mfc>;
436 437
		clocks = <&clock CLK_MFC>, <&clock CLK_SCLK_MFC>;
		clock-names = "mfc", "sclk_mfc";
438 439
		iommus = <&sysmmu_mfc_l>, <&sysmmu_mfc_r>;
		iommu-names = "left", "right";
440 441
	};

442
	serial_0: serial@13800000 {
443 444
		compatible = "samsung,exynos4210-uart";
		reg = <0x13800000 0x100>;
445
		interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
446
		clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
447
		clock-names = "uart", "clk_uart_baud0";
448 449
		dmas = <&pdma0 15>, <&pdma0 16>;
		dma-names = "rx", "tx";
450
		status = "disabled";
451 452
	};

453
	serial_1: serial@13810000 {
454 455
		compatible = "samsung,exynos4210-uart";
		reg = <0x13810000 0x100>;
456
		interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
457
		clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
458
		clock-names = "uart", "clk_uart_baud0";
459 460
		dmas = <&pdma1 15>, <&pdma1 16>;
		dma-names = "rx", "tx";
461
		status = "disabled";
462 463
	};

464
	serial_2: serial@13820000 {
465 466
		compatible = "samsung,exynos4210-uart";
		reg = <0x13820000 0x100>;
467
		interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
468
		clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
469
		clock-names = "uart", "clk_uart_baud0";
470 471
		dmas = <&pdma0 17>, <&pdma0 18>;
		dma-names = "rx", "tx";
472
		status = "disabled";
473 474
	};

475
	serial_3: serial@13830000 {
476 477
		compatible = "samsung,exynos4210-uart";
		reg = <0x13830000 0x100>;
478
		interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
479
		clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
480
		clock-names = "uart", "clk_uart_baud0";
481 482
		dmas = <&pdma1 17>, <&pdma1 18>;
		dma-names = "rx", "tx";
483
		status = "disabled";
484 485
	};

486
	i2c_0: i2c@13860000 {
487 488
		#address-cells = <1>;
		#size-cells = <0>;
489 490
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13860000 0x100>;
491
		interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
492
		clocks = <&clock CLK_I2C0>;
493
		clock-names = "i2c";
494 495
		pinctrl-names = "default";
		pinctrl-0 = <&i2c0_bus>;
496
		status = "disabled";
497 498
	};

499
	i2c_1: i2c@13870000 {
500 501
		#address-cells = <1>;
		#size-cells = <0>;
502 503
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13870000 0x100>;
504
		interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
505
		clocks = <&clock CLK_I2C1>;
506
		clock-names = "i2c";
507 508
		pinctrl-names = "default";
		pinctrl-0 = <&i2c1_bus>;
509
		status = "disabled";
510 511
	};

512
	i2c_2: i2c@13880000 {
513 514
		#address-cells = <1>;
		#size-cells = <0>;
515 516
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13880000 0x100>;
517
		interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
518
		clocks = <&clock CLK_I2C2>;
519
		clock-names = "i2c";
520 521
		pinctrl-names = "default";
		pinctrl-0 = <&i2c2_bus>;
522
		status = "disabled";
523 524
	};

525
	i2c_3: i2c@13890000 {
526 527
		#address-cells = <1>;
		#size-cells = <0>;
528 529
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13890000 0x100>;
530
		interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
531
		clocks = <&clock CLK_I2C3>;
532
		clock-names = "i2c";
533 534
		pinctrl-names = "default";
		pinctrl-0 = <&i2c3_bus>;
535
		status = "disabled";
536 537
	};

538
	i2c_4: i2c@138A0000 {
539 540
		#address-cells = <1>;
		#size-cells = <0>;
541 542
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138A0000 0x100>;
543
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
544
		clocks = <&clock CLK_I2C4>;
545
		clock-names = "i2c";
546 547
		pinctrl-names = "default";
		pinctrl-0 = <&i2c4_bus>;
548
		status = "disabled";
549 550
	};

551
	i2c_5: i2c@138B0000 {
552 553
		#address-cells = <1>;
		#size-cells = <0>;
554 555
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138B0000 0x100>;
556
		interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
557
		clocks = <&clock CLK_I2C5>;
558
		clock-names = "i2c";
559 560
		pinctrl-names = "default";
		pinctrl-0 = <&i2c5_bus>;
561
		status = "disabled";
562 563
	};

564
	i2c_6: i2c@138C0000 {
565 566
		#address-cells = <1>;
		#size-cells = <0>;
567 568
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138C0000 0x100>;
569
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
570
		clocks = <&clock CLK_I2C6>;
571
		clock-names = "i2c";
572 573
		pinctrl-names = "default";
		pinctrl-0 = <&i2c6_bus>;
574
		status = "disabled";
575 576
	};

577
	i2c_7: i2c@138D0000 {
578 579
		#address-cells = <1>;
		#size-cells = <0>;
580 581
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138D0000 0x100>;
582
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
583
		clocks = <&clock CLK_I2C7>;
584
		clock-names = "i2c";
585 586
		pinctrl-names = "default";
		pinctrl-0 = <&i2c7_bus>;
587
		status = "disabled";
588 589
	};

590 591 592 593 594
	i2c_8: i2c@138E0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-hdmiphy-i2c";
		reg = <0x138E0000 0x100>;
595
		interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
596 597 598 599 600 601 602 603 604 605
		clocks = <&clock CLK_I2C_HDMI>;
		clock-names = "i2c";
		status = "disabled";

		hdmi_i2c_phy: hdmiphy@38 {
			compatible = "exynos4210-hdmiphy";
			reg = <0x38>;
		};
	};

606 607 608
	spi_0: spi@13920000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13920000 0x100>;
609
		interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
610 611
		dmas = <&pdma0 7>, <&pdma0 6>;
		dma-names = "tx", "rx";
612 613
		#address-cells = <1>;
		#size-cells = <0>;
614
		clocks = <&clock CLK_SPI0>, <&clock CLK_SCLK_SPI0>;
615
		clock-names = "spi", "spi_busclk0";
616 617
		pinctrl-names = "default";
		pinctrl-0 = <&spi0_bus>;
618
		status = "disabled";
619 620 621 622 623
	};

	spi_1: spi@13930000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13930000 0x100>;
624
		interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
625 626
		dmas = <&pdma1 7>, <&pdma1 6>;
		dma-names = "tx", "rx";
627 628
		#address-cells = <1>;
		#size-cells = <0>;
629
		clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
630
		clock-names = "spi", "spi_busclk0";
631 632
		pinctrl-names = "default";
		pinctrl-0 = <&spi1_bus>;
633
		status = "disabled";
634 635 636 637 638
	};

	spi_2: spi@13940000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13940000 0x100>;
639
		interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
640 641
		dmas = <&pdma0 9>, <&pdma0 8>;
		dma-names = "tx", "rx";
642 643
		#address-cells = <1>;
		#size-cells = <0>;
644
		clocks = <&clock CLK_SPI2>, <&clock CLK_SCLK_SPI2>;
645
		clock-names = "spi", "spi_busclk0";
646 647
		pinctrl-names = "default";
		pinctrl-0 = <&spi2_bus>;
648
		status = "disabled";
649 650
	};

651
	pwm: pwm@139D0000 {
652 653
		compatible = "samsung,exynos4210-pwm";
		reg = <0x139D0000 0x1000>;
654 655 656 657 658
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
659
		clocks = <&clock CLK_PWM>;
660
		clock-names = "timers";
661
		#pwm-cells = <3>;
662 663 664
		status = "disabled";
	};

665 666 667
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
668
		compatible = "simple-bus";
669 670 671 672 673 674
		interrupt-parent = <&gic>;
		ranges;

		pdma0: pdma@12680000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12680000 0x1000>;
675
			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
676
			clocks = <&clock CLK_PDMA0>;
677
			clock-names = "apb_pclk";
678 679 680
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
681 682 683 684 685
		};

		pdma1: pdma@12690000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12690000 0x1000>;
686
			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
687
			clocks = <&clock CLK_PDMA1>;
688
			clock-names = "apb_pclk";
689 690 691
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
692
		};
693 694 695 696

		mdma1: mdma@12850000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12850000 0x1000>;
697
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
698
			clocks = <&clock CLK_MDMA>;
699
			clock-names = "apb_pclk";
700 701 702
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <1>;
703
		};
704
	};
705 706 707 708 709 710 711

	fimd: fimd@11c00000 {
		compatible = "samsung,exynos4210-fimd";
		interrupt-parent = <&combiner>;
		reg = <0x11c00000 0x20000>;
		interrupt-names = "fifo", "vsync", "lcd_sys";
		interrupts = <11 0>, <11 1>, <11 2>;
712
		clocks = <&clock CLK_SCLK_FIMD0>, <&clock CLK_FIMD0>;
713
		clock-names = "sclk_fimd", "fimd";
714
		power-domains = <&pd_lcd0>;
715
		iommus = <&sysmmu_fimd0>;
716
		samsung,sysreg = <&sys_reg>;
717 718
		status = "disabled";
	};
719

720 721 722 723
	tmu: tmu@100C0000 {
		#include "exynos4412-tmu-sensor-conf.dtsi"
	};

724
	jpeg_codec: jpeg-codec@11840000 {
725 726
		compatible = "samsung,exynos4210-jpeg";
		reg = <0x11840000 0x1000>;
727
		interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
728 729 730
		clocks = <&clock CLK_JPEG>;
		clock-names = "jpeg";
		power-domains = <&pd_cam>;
731
		iommus = <&sysmmu_jpeg>;
732 733
	};

734 735 736
	rotator: rotator@12810000 {
		compatible = "samsung,exynos4210-rotator";
		reg = <0x12810000 0x64>;
737
		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
738 739 740 741 742
		clocks = <&clock CLK_ROTATOR>;
		clock-names = "rotator";
		iommus = <&sysmmu_rotator>;
	};

743 744 745
	hdmi: hdmi@12D00000 {
		compatible = "samsung,exynos4210-hdmi";
		reg = <0x12D00000 0x70000>;
746
		interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
747 748 749 750 751 752 753 754 755
		clock-names = "hdmi", "sclk_hdmi", "sclk_pixel", "sclk_hdmiphy",
			"mout_hdmi";
		clocks = <&clock CLK_HDMI>, <&clock CLK_SCLK_HDMI>,
			<&clock CLK_SCLK_PIXEL>, <&clock CLK_SCLK_HDMIPHY>,
			<&clock CLK_MOUT_HDMI>;
		phy = <&hdmi_i2c_phy>;
		power-domains = <&pd_tv>;
		samsung,syscon-phandle = <&pmu_system_controller>;
		status = "disabled";
756 757 758 759 760
	};

	hdmicec: cec@100B0000 {
		compatible = "samsung,s5p-cec";
		reg = <0x100B0000 0x200>;
761
		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
762 763 764 765 766 767
		clocks = <&clock CLK_HDMI_CEC>;
		clock-names = "hdmicec";
		samsung,syscon-phandle = <&pmu_system_controller>;
		pinctrl-names = "default";
		pinctrl-0 = <&hdmi_cec>;
		status = "disabled";
768 769 770 771
	};

	mixer: mixer@12C10000 {
		compatible = "samsung,exynos4210-mixer";
772
		interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
773 774
		reg = <0x12C10000 0x2100>, <0x12c00000 0x300>;
		power-domains = <&pd_tv>;
775
		iommus = <&sysmmu_tv>;
776 777 778
		status = "disabled";
	};

779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885
	ppmu_dmc0: ppmu_dmc0@106a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106a0000 0x2000>;
		clocks = <&clock CLK_PPMUDMC0>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_dmc1: ppmu_dmc1@106b0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106b0000 0x2000>;
		clocks = <&clock CLK_PPMUDMC1>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_cpu: ppmu_cpu@106c0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106c0000 0x2000>;
		clocks = <&clock CLK_PPMUCPU>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_acp: ppmu_acp@10ae0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106e0000 0x2000>;
		status = "disabled";
	};

	ppmu_rightbus: ppmu_rightbus@112a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x112a0000 0x2000>;
		clocks = <&clock CLK_PPMURIGHT>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_leftbus: ppmu_leftbus0@116a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x116a0000 0x2000>;
		clocks = <&clock CLK_PPMULEFT>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_camif: ppmu_camif@11ac0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x11ac0000 0x2000>;
		clocks = <&clock CLK_PPMUCAMIF>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_lcd0: ppmu_lcd0@11e40000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x11e40000 0x2000>;
		clocks = <&clock CLK_PPMULCD0>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_fsys: ppmu_g3d@12630000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12630000 0x2000>;
		status = "disabled";
	};

	ppmu_image: ppmu_image@12aa0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12aa0000 0x2000>;
		clocks = <&clock CLK_PPMUIMAGE>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_tv: ppmu_tv@12e40000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12e40000 0x2000>;
		clocks = <&clock CLK_PPMUTV>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_g3d: ppmu_g3d@13220000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13220000 0x2000>;
		clocks = <&clock CLK_PPMUG3D>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_mfc_left: ppmu_mfc_left@13660000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13660000 0x2000>;
		clocks = <&clock CLK_PPMUMFC_L>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_mfc_right: ppmu_mfc_right@13670000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13670000 0x2000>;
		clocks = <&clock CLK_PPMUMFC_R>;
		clock-names = "ppmu";
		status = "disabled";
	};
886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994

	sysmmu_mfc_l: sysmmu@13620000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x13620000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 5>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
		power-domains = <&pd_mfc>;
		#iommu-cells = <0>;
	};

	sysmmu_mfc_r: sysmmu@13630000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x13630000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 6>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
		power-domains = <&pd_mfc>;
		#iommu-cells = <0>;
	};

	sysmmu_tv: sysmmu@12E20000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x12E20000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 4>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_TV>, <&clock CLK_MIXER>;
		power-domains = <&pd_tv>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc0: sysmmu@11A20000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A20000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 2>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC0>, <&clock CLK_FIMC0>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc1: sysmmu@11A30000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A30000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 3>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC1>, <&clock CLK_FIMC1>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc2: sysmmu@11A40000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A40000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 4>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC2>, <&clock CLK_FIMC2>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc3: sysmmu@11A50000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A50000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 5>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC3>, <&clock CLK_FIMC3>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_jpeg: sysmmu@11A60000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A60000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 6>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_JPEG>, <&clock CLK_JPEG>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_rotator: sysmmu@12A30000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x12A30000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 0>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_ROTATOR>, <&clock CLK_ROTATOR>;
		#iommu-cells = <0>;
	};

	sysmmu_fimd0: sysmmu@11E20000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11E20000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 2>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMD0>, <&clock CLK_FIMD0>;
		power-domains = <&pd_lcd0>;
		#iommu-cells = <0>;
	};
995

996 997 998
	sss: sss@10830000 {
		compatible = "samsung,exynos4210-secss";
		reg = <0x10830000 0x300>;
999
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1000 1001 1002 1003
		clocks = <&clock CLK_SSS>;
		clock-names = "secss";
	};

1004 1005 1006 1007 1008 1009
	prng: rng@10830400 {
		compatible = "samsung,exynos4-rng";
		reg = <0x10830400 0x200>;
		clocks = <&clock CLK_SSS>;
		clock-names = "secss";
	};
1010
};