exynos4.dtsi 24.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/*
 * Samsung's Exynos4 SoC series common device tree source
 *
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 * Copyright (c) 2010-2011 Linaro Ltd.
 *		www.linaro.org
 *
 * Samsung's Exynos4 SoC series device nodes are listed in this file.  Particular
 * SoCs from Exynos4 series can include this file and provide values for SoCs
 * specfic bindings.
 *
 * Note: This file does not include device nodes for all the controllers in
 * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
 * nodes can be added to this file.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

22
#include <dt-bindings/clock/exynos4.h>
23
#include <dt-bindings/clock/exynos-audss-clk.h>
24
#include "exynos-syscon-restart.dtsi"
25 26 27

/ {
	interrupt-parent = <&gic>;
28 29
	#address-cells = <1>;
	#size-cells = <1>;
30 31 32 33 34

	aliases {
		spi0 = &spi_0;
		spi1 = &spi_1;
		spi2 = &spi_2;
35 36 37 38 39 40 41 42
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		i2c2 = &i2c_2;
		i2c3 = &i2c_3;
		i2c4 = &i2c_4;
		i2c5 = &i2c_5;
		i2c6 = &i2c_6;
		i2c7 = &i2c_7;
43
		i2c8 = &i2c_8;
44 45 46 47 48 49
		csis0 = &csis_0;
		csis1 = &csis_1;
		fimc0 = &fimc_0;
		fimc1 = &fimc_1;
		fimc2 = &fimc_2;
		fimc3 = &fimc_3;
50 51 52 53
		serial0 = &serial_0;
		serial1 = &serial_1;
		serial2 = &serial_2;
		serial3 = &serial_3;
54 55
	};

56 57 58 59 60 61 62 63 64 65 66
	clock_audss: clock-controller@03810000 {
		compatible = "samsung,exynos4210-audss-clock";
		reg = <0x03810000 0x0C>;
		#clock-cells = <1>;
	};

	i2s0: i2s@03830000 {
		compatible = "samsung,s5pv210-i2s";
		reg = <0x03830000 0x100>;
		clocks = <&clock_audss EXYNOS_I2S_BUS>;
		clock-names = "iis";
67 68
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk0";
69 70 71
		dmas = <&pdma0 12>, <&pdma0 11>, <&pdma0 10>;
		dma-names = "tx", "rx", "tx-sec";
		samsung,idma-addr = <0x03000000>;
72
		#sound-dai-cells = <1>;
73 74 75
		status = "disabled";
	};

76 77 78 79 80
	chipid@10000000 {
		compatible = "samsung,exynos4210-chipid";
		reg = <0x10000000 0x100>;
	};

81 82
	memory-controller@12570000 {
		compatible = "samsung,exynos4210-srom";
83 84 85
		reg = <0x12570000 0x14>;
	};

86
	mipi_phy: video-phy {
87 88
		compatible = "samsung,s5pv210-mipi-video-phy";
		#phy-cells = <1>;
89
		syscon = <&pmu_system_controller>;
90 91
	};

92 93 94
	pd_mfc: mfc-power-domain@10023C40 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C40 0x20>;
95
		#power-domain-cells = <0>;
96 97 98 99 100
	};

	pd_g3d: g3d-power-domain@10023C60 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C60 0x20>;
101
		#power-domain-cells = <0>;
102 103 104 105 106
	};

	pd_lcd0: lcd0-power-domain@10023C80 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C80 0x20>;
107
		#power-domain-cells = <0>;
108 109 110 111 112
	};

	pd_tv: tv-power-domain@10023C20 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C20 0x20>;
113
		#power-domain-cells = <0>;
114
		power-domains = <&pd_lcd0>;
115 116 117 118 119
	};

	pd_cam: cam-power-domain@10023C00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C00 0x20>;
120
		#power-domain-cells = <0>;
121 122 123 124 125
	};

	pd_gps: gps-power-domain@10023CE0 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023CE0 0x20>;
126
		#power-domain-cells = <0>;
127 128
	};

129 130 131
	pd_gps_alive: gps-alive-power-domain@10023D00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023D00 0x20>;
132
		#power-domain-cells = <0>;
133 134
	};

135
	gic: interrupt-controller@10490000 {
136 137 138
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
139
		reg = <0x10490000 0x10000>, <0x10480000 0x10000>;
140 141
	};

142
	combiner: interrupt-controller@10440000 {
143 144 145 146 147 148
		compatible = "samsung,exynos4210-combiner";
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0x10440000 0x1000>;
	};

149 150 151 152 153 154
	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupt-parent = <&combiner>;
		interrupts = <2 2>, <3 2>;
	};

155
	sys_reg: syscon@10010000 {
156 157 158 159
		compatible = "samsung,exynos4-sysreg", "syscon";
		reg = <0x10010000 0x400>;
	};

160 161 162
	pmu_system_controller: system-controller@10020000 {
		compatible = "samsung,exynos4210-pmu", "syscon";
		reg = <0x10020000 0x4000>;
163 164 165
		interrupt-controller;
		#interrupt-cells = <3>;
		interrupt-parent = <&gic>;
166 167
	};

168 169 170 171
	dsi_0: dsi@11C80000 {
		compatible = "samsung,exynos4210-mipi-dsi";
		reg = <0x11C80000 0x10000>;
		interrupts = <0 79 0>;
172
		power-domains = <&pd_lcd0>;
173 174
		phys = <&mipi_phy 1>;
		phy-names = "dsim";
175
		clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI0>;
176
		clock-names = "bus_clk", "sclk_mipi";
177 178 179 180 181
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <0>;
	};

182 183 184 185 186
	camera {
		compatible = "samsung,fimc", "simple-bus";
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <1>;
187 188
		#clock-cells = <1>;
		clock-output-names = "cam_a_clkout", "cam_b_clkout";
189 190 191 192 193 194
		ranges;

		fimc_0: fimc@11800000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11800000 0x1000>;
			interrupts = <0 84 0>;
195
			clocks = <&clock CLK_FIMC0>, <&clock CLK_SCLK_FIMC0>;
196
			clock-names = "fimc", "sclk_fimc";
197
			power-domains = <&pd_cam>;
198
			samsung,sysreg = <&sys_reg>;
199
			iommus = <&sysmmu_fimc0>;
200 201 202 203 204 205 206
			status = "disabled";
		};

		fimc_1: fimc@11810000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11810000 0x1000>;
			interrupts = <0 85 0>;
207
			clocks = <&clock CLK_FIMC1>, <&clock CLK_SCLK_FIMC1>;
208
			clock-names = "fimc", "sclk_fimc";
209
			power-domains = <&pd_cam>;
210
			samsung,sysreg = <&sys_reg>;
211
			iommus = <&sysmmu_fimc1>;
212 213 214 215 216 217 218
			status = "disabled";
		};

		fimc_2: fimc@11820000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11820000 0x1000>;
			interrupts = <0 86 0>;
219
			clocks = <&clock CLK_FIMC2>, <&clock CLK_SCLK_FIMC2>;
220
			clock-names = "fimc", "sclk_fimc";
221
			power-domains = <&pd_cam>;
222
			samsung,sysreg = <&sys_reg>;
223
			iommus = <&sysmmu_fimc2>;
224 225 226 227 228 229 230
			status = "disabled";
		};

		fimc_3: fimc@11830000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11830000 0x1000>;
			interrupts = <0 87 0>;
231
			clocks = <&clock CLK_FIMC3>, <&clock CLK_SCLK_FIMC3>;
232
			clock-names = "fimc", "sclk_fimc";
233
			power-domains = <&pd_cam>;
234
			samsung,sysreg = <&sys_reg>;
235
			iommus = <&sysmmu_fimc3>;
236 237 238 239 240 241 242
			status = "disabled";
		};

		csis_0: csis@11880000 {
			compatible = "samsung,exynos4210-csis";
			reg = <0x11880000 0x4000>;
			interrupts = <0 78 0>;
243
			clocks = <&clock CLK_CSIS0>, <&clock CLK_SCLK_CSIS0>;
244 245
			clock-names = "csis", "sclk_csis";
			bus-width = <4>;
246
			power-domains = <&pd_cam>;
247 248
			phys = <&mipi_phy 0>;
			phy-names = "csis";
249 250 251 252 253 254 255 256 257
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		csis_1: csis@11890000 {
			compatible = "samsung,exynos4210-csis";
			reg = <0x11890000 0x4000>;
			interrupts = <0 80 0>;
258
			clocks = <&clock CLK_CSIS1>, <&clock CLK_SCLK_CSIS1>;
259 260
			clock-names = "csis", "sclk_csis";
			bus-width = <2>;
261
			power-domains = <&pd_cam>;
262 263
			phys = <&mipi_phy 2>;
			phy-names = "csis";
264 265 266 267 268 269
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

270
	watchdog: watchdog@10060000 {
271 272 273
		compatible = "samsung,s3c2410-wdt";
		reg = <0x10060000 0x100>;
		interrupts = <0 43 0>;
274
		clocks = <&clock CLK_WDT>;
275
		clock-names = "watchdog";
276
		status = "disabled";
277 278
	};

279
	rtc: rtc@10070000 {
280 281
		compatible = "samsung,s3c6410-rtc";
		reg = <0x10070000 0x100>;
282
		interrupt-parent = <&pmu_system_controller>;
283
		interrupts = <0 44 0>, <0 45 0>;
284
		clocks = <&clock CLK_RTC>;
285
		clock-names = "rtc";
286
		status = "disabled";
287 288
	};

289
	keypad: keypad@100A0000 {
290 291 292
		compatible = "samsung,s5pv210-keypad";
		reg = <0x100A0000 0x100>;
		interrupts = <0 109 0>;
293
		clocks = <&clock CLK_KEYIF>;
294
		clock-names = "keypad";
295
		status = "disabled";
296 297
	};

298
	sdhci_0: sdhci@12510000 {
299 300 301
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12510000 0x100>;
		interrupts = <0 73 0>;
302
		clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
303
		clock-names = "hsmmc", "mmc_busclk.2";
304
		status = "disabled";
305 306
	};

307
	sdhci_1: sdhci@12520000 {
308 309 310
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12520000 0x100>;
		interrupts = <0 74 0>;
311
		clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
312
		clock-names = "hsmmc", "mmc_busclk.2";
313
		status = "disabled";
314 315
	};

316
	sdhci_2: sdhci@12530000 {
317 318 319
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12530000 0x100>;
		interrupts = <0 75 0>;
320
		clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
321
		clock-names = "hsmmc", "mmc_busclk.2";
322
		status = "disabled";
323 324
	};

325
	sdhci_3: sdhci@12540000 {
326 327 328
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12540000 0x100>;
		interrupts = <0 76 0>;
329
		clocks = <&clock CLK_SDMMC3>, <&clock CLK_SCLK_MMC3>;
330
		clock-names = "hsmmc", "mmc_busclk.2";
331
		status = "disabled";
332 333 334 335 336 337 338 339 340 341
	};

	exynos_usbphy: exynos-usbphy@125B0000 {
		compatible = "samsung,exynos4210-usb2-phy";
		reg = <0x125B0000 0x100>;
		samsung,pmureg-phandle = <&pmu_system_controller>;
		clocks = <&clock CLK_USB_DEVICE>, <&clock CLK_XUSBXTI>;
		clock-names = "phy", "ref";
		#phy-cells = <1>;
		status = "disabled";
342 343
	};

344
	hsotg: hsotg@12480000 {
345 346 347 348 349 350 351 352
		compatible = "samsung,s3c6400-hsotg";
		reg = <0x12480000 0x20000>;
		interrupts = <0 71 0>;
		clocks = <&clock CLK_USB_DEVICE>;
		clock-names = "otg";
		phys = <&exynos_usbphy 0>;
		phy-names = "usb2-phy";
		status = "disabled";
353 354
	};

355
	ehci: ehci@12580000 {
356 357 358
		compatible = "samsung,exynos4210-ehci";
		reg = <0x12580000 0x100>;
		interrupts = <0 70 0>;
359
		clocks = <&clock CLK_USB_HOST>;
360 361
		clock-names = "usbhost";
		status = "disabled";
362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
		    reg = <0>;
		    phys = <&exynos_usbphy 1>;
		    status = "disabled";
		};
		port@1 {
		    reg = <1>;
		    phys = <&exynos_usbphy 2>;
		    status = "disabled";
		};
		port@2 {
		    reg = <2>;
		    phys = <&exynos_usbphy 3>;
		    status = "disabled";
		};
379 380
	};

381
	ohci: ohci@12590000 {
382 383 384
		compatible = "samsung,exynos4210-ohci";
		reg = <0x12590000 0x100>;
		interrupts = <0 70 0>;
385
		clocks = <&clock CLK_USB_HOST>;
386 387
		clock-names = "usbhost";
		status = "disabled";
388 389 390 391 392 393 394
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
		    reg = <0>;
		    phys = <&exynos_usbphy 1>;
		    status = "disabled";
		};
395 396
	};

397
	i2s1: i2s@13960000 {
398
		compatible = "samsung,s3c6410-i2s";
399 400 401
		reg = <0x13960000 0x100>;
		clocks = <&clock CLK_I2S1>;
		clock-names = "iis";
402 403
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk1";
404 405
		dmas = <&pdma1 12>, <&pdma1 11>;
		dma-names = "tx", "rx";
406
		#sound-dai-cells = <1>;
407 408 409 410
		status = "disabled";
	};

	i2s2: i2s@13970000 {
411
		compatible = "samsung,s3c6410-i2s";
412 413 414
		reg = <0x13970000 0x100>;
		clocks = <&clock CLK_I2S2>;
		clock-names = "iis";
415 416
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk2";
417 418
		dmas = <&pdma0 14>, <&pdma0 13>;
		dma-names = "tx", "rx";
419
		#sound-dai-cells = <1>;
420 421 422
		status = "disabled";
	};

423 424 425 426
	mfc: codec@13400000 {
		compatible = "samsung,mfc-v5";
		reg = <0x13400000 0x10000>;
		interrupts = <0 94 0>;
427
		power-domains = <&pd_mfc>;
428 429
		clocks = <&clock CLK_MFC>, <&clock CLK_SCLK_MFC>;
		clock-names = "mfc", "sclk_mfc";
430 431
		iommus = <&sysmmu_mfc_l>, <&sysmmu_mfc_r>;
		iommu-names = "left", "right";
432 433
	};

434
	serial_0: serial@13800000 {
435 436 437
		compatible = "samsung,exynos4210-uart";
		reg = <0x13800000 0x100>;
		interrupts = <0 52 0>;
438
		clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
439
		clock-names = "uart", "clk_uart_baud0";
440 441
		dmas = <&pdma0 15>, <&pdma0 16>;
		dma-names = "rx", "tx";
442
		status = "disabled";
443 444
	};

445
	serial_1: serial@13810000 {
446 447 448
		compatible = "samsung,exynos4210-uart";
		reg = <0x13810000 0x100>;
		interrupts = <0 53 0>;
449
		clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
450
		clock-names = "uart", "clk_uart_baud0";
451 452
		dmas = <&pdma1 15>, <&pdma1 16>;
		dma-names = "rx", "tx";
453
		status = "disabled";
454 455
	};

456
	serial_2: serial@13820000 {
457 458 459
		compatible = "samsung,exynos4210-uart";
		reg = <0x13820000 0x100>;
		interrupts = <0 54 0>;
460
		clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
461
		clock-names = "uart", "clk_uart_baud0";
462 463
		dmas = <&pdma0 17>, <&pdma0 18>;
		dma-names = "rx", "tx";
464
		status = "disabled";
465 466
	};

467
	serial_3: serial@13830000 {
468 469 470
		compatible = "samsung,exynos4210-uart";
		reg = <0x13830000 0x100>;
		interrupts = <0 55 0>;
471
		clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
472
		clock-names = "uart", "clk_uart_baud0";
473 474
		dmas = <&pdma1 17>, <&pdma1 18>;
		dma-names = "rx", "tx";
475
		status = "disabled";
476 477
	};

478
	i2c_0: i2c@13860000 {
479 480
		#address-cells = <1>;
		#size-cells = <0>;
481 482 483
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13860000 0x100>;
		interrupts = <0 58 0>;
484
		clocks = <&clock CLK_I2C0>;
485
		clock-names = "i2c";
486 487
		pinctrl-names = "default";
		pinctrl-0 = <&i2c0_bus>;
488
		status = "disabled";
489 490
	};

491
	i2c_1: i2c@13870000 {
492 493
		#address-cells = <1>;
		#size-cells = <0>;
494 495 496
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13870000 0x100>;
		interrupts = <0 59 0>;
497
		clocks = <&clock CLK_I2C1>;
498
		clock-names = "i2c";
499 500
		pinctrl-names = "default";
		pinctrl-0 = <&i2c1_bus>;
501
		status = "disabled";
502 503
	};

504
	i2c_2: i2c@13880000 {
505 506
		#address-cells = <1>;
		#size-cells = <0>;
507 508 509
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13880000 0x100>;
		interrupts = <0 60 0>;
510
		clocks = <&clock CLK_I2C2>;
511
		clock-names = "i2c";
512 513
		pinctrl-names = "default";
		pinctrl-0 = <&i2c2_bus>;
514
		status = "disabled";
515 516
	};

517
	i2c_3: i2c@13890000 {
518 519
		#address-cells = <1>;
		#size-cells = <0>;
520 521 522
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13890000 0x100>;
		interrupts = <0 61 0>;
523
		clocks = <&clock CLK_I2C3>;
524
		clock-names = "i2c";
525 526
		pinctrl-names = "default";
		pinctrl-0 = <&i2c3_bus>;
527
		status = "disabled";
528 529
	};

530
	i2c_4: i2c@138A0000 {
531 532
		#address-cells = <1>;
		#size-cells = <0>;
533 534 535
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138A0000 0x100>;
		interrupts = <0 62 0>;
536
		clocks = <&clock CLK_I2C4>;
537
		clock-names = "i2c";
538 539
		pinctrl-names = "default";
		pinctrl-0 = <&i2c4_bus>;
540
		status = "disabled";
541 542
	};

543
	i2c_5: i2c@138B0000 {
544 545
		#address-cells = <1>;
		#size-cells = <0>;
546 547 548
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138B0000 0x100>;
		interrupts = <0 63 0>;
549
		clocks = <&clock CLK_I2C5>;
550
		clock-names = "i2c";
551 552
		pinctrl-names = "default";
		pinctrl-0 = <&i2c5_bus>;
553
		status = "disabled";
554 555
	};

556
	i2c_6: i2c@138C0000 {
557 558
		#address-cells = <1>;
		#size-cells = <0>;
559 560 561
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138C0000 0x100>;
		interrupts = <0 64 0>;
562
		clocks = <&clock CLK_I2C6>;
563
		clock-names = "i2c";
564 565
		pinctrl-names = "default";
		pinctrl-0 = <&i2c6_bus>;
566
		status = "disabled";
567 568
	};

569
	i2c_7: i2c@138D0000 {
570 571
		#address-cells = <1>;
		#size-cells = <0>;
572 573 574
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138D0000 0x100>;
		interrupts = <0 65 0>;
575
		clocks = <&clock CLK_I2C7>;
576
		clock-names = "i2c";
577 578
		pinctrl-names = "default";
		pinctrl-0 = <&i2c7_bus>;
579
		status = "disabled";
580 581
	};

582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597
	i2c_8: i2c@138E0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-hdmiphy-i2c";
		reg = <0x138E0000 0x100>;
		interrupts = <0 93 0>;
		clocks = <&clock CLK_I2C_HDMI>;
		clock-names = "i2c";
		status = "disabled";

		hdmi_i2c_phy: hdmiphy@38 {
			compatible = "exynos4210-hdmiphy";
			reg = <0x38>;
		};
	};

598 599 600 601
	spi_0: spi@13920000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13920000 0x100>;
		interrupts = <0 66 0>;
602 603
		dmas = <&pdma0 7>, <&pdma0 6>;
		dma-names = "tx", "rx";
604 605
		#address-cells = <1>;
		#size-cells = <0>;
606
		clocks = <&clock CLK_SPI0>, <&clock CLK_SCLK_SPI0>;
607
		clock-names = "spi", "spi_busclk0";
608 609
		pinctrl-names = "default";
		pinctrl-0 = <&spi0_bus>;
610
		status = "disabled";
611 612 613 614 615 616
	};

	spi_1: spi@13930000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13930000 0x100>;
		interrupts = <0 67 0>;
617 618
		dmas = <&pdma1 7>, <&pdma1 6>;
		dma-names = "tx", "rx";
619 620
		#address-cells = <1>;
		#size-cells = <0>;
621
		clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
622
		clock-names = "spi", "spi_busclk0";
623 624
		pinctrl-names = "default";
		pinctrl-0 = <&spi1_bus>;
625
		status = "disabled";
626 627 628 629 630 631
	};

	spi_2: spi@13940000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13940000 0x100>;
		interrupts = <0 68 0>;
632 633
		dmas = <&pdma0 9>, <&pdma0 8>;
		dma-names = "tx", "rx";
634 635
		#address-cells = <1>;
		#size-cells = <0>;
636
		clocks = <&clock CLK_SPI2>, <&clock CLK_SCLK_SPI2>;
637
		clock-names = "spi", "spi_busclk0";
638 639
		pinctrl-names = "default";
		pinctrl-0 = <&spi2_bus>;
640
		status = "disabled";
641 642
	};

643
	pwm: pwm@139D0000 {
644 645 646
		compatible = "samsung,exynos4210-pwm";
		reg = <0x139D0000 0x1000>;
		interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>, <0 41 0>;
647
		clocks = <&clock CLK_PWM>;
648
		clock-names = "timers";
649
		#pwm-cells = <3>;
650 651 652
		status = "disabled";
	};

653 654 655
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
656
		compatible = "simple-bus";
657 658 659 660 661 662 663
		interrupt-parent = <&gic>;
		ranges;

		pdma0: pdma@12680000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12680000 0x1000>;
			interrupts = <0 35 0>;
664
			clocks = <&clock CLK_PDMA0>;
665
			clock-names = "apb_pclk";
666 667 668
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
669 670 671 672 673 674
		};

		pdma1: pdma@12690000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12690000 0x1000>;
			interrupts = <0 36 0>;
675
			clocks = <&clock CLK_PDMA1>;
676
			clock-names = "apb_pclk";
677 678 679
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
680
		};
681 682 683 684 685

		mdma1: mdma@12850000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12850000 0x1000>;
			interrupts = <0 34 0>;
686
			clocks = <&clock CLK_MDMA>;
687
			clock-names = "apb_pclk";
688 689 690
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <1>;
691
		};
692
	};
693 694 695 696 697 698 699

	fimd: fimd@11c00000 {
		compatible = "samsung,exynos4210-fimd";
		interrupt-parent = <&combiner>;
		reg = <0x11c00000 0x20000>;
		interrupt-names = "fifo", "vsync", "lcd_sys";
		interrupts = <11 0>, <11 1>, <11 2>;
700
		clocks = <&clock CLK_SCLK_FIMD0>, <&clock CLK_FIMD0>;
701
		clock-names = "sclk_fimd", "fimd";
702
		power-domains = <&pd_lcd0>;
703
		iommus = <&sysmmu_fimd0>;
704
		samsung,sysreg = <&sys_reg>;
705 706
		status = "disabled";
	};
707

708 709 710 711
	tmu: tmu@100C0000 {
		#include "exynos4412-tmu-sensor-conf.dtsi"
	};

712
	jpeg_codec: jpeg-codec@11840000 {
713 714 715 716 717 718
		compatible = "samsung,exynos4210-jpeg";
		reg = <0x11840000 0x1000>;
		interrupts = <0 88 0>;
		clocks = <&clock CLK_JPEG>;
		clock-names = "jpeg";
		power-domains = <&pd_cam>;
719
		iommus = <&sysmmu_jpeg>;
720 721
	};

722 723 724 725 726 727 728 729 730
	rotator: rotator@12810000 {
		compatible = "samsung,exynos4210-rotator";
		reg = <0x12810000 0x64>;
		interrupts = <0 83 0>;
		clocks = <&clock CLK_ROTATOR>;
		clock-names = "rotator";
		iommus = <&sysmmu_rotator>;
	};

731 732 733 734 735 736 737 738 739 740 741 742 743
	hdmi: hdmi@12D00000 {
		compatible = "samsung,exynos4210-hdmi";
		reg = <0x12D00000 0x70000>;
		interrupts = <0 92 0>;
		clock-names = "hdmi", "sclk_hdmi", "sclk_pixel", "sclk_hdmiphy",
			"mout_hdmi";
		clocks = <&clock CLK_HDMI>, <&clock CLK_SCLK_HDMI>,
			<&clock CLK_SCLK_PIXEL>, <&clock CLK_SCLK_HDMIPHY>,
			<&clock CLK_MOUT_HDMI>;
		phy = <&hdmi_i2c_phy>;
		power-domains = <&pd_tv>;
		samsung,syscon-phandle = <&pmu_system_controller>;
		status = "disabled";
744 745 746 747 748 749 750 751 752 753 754 755
	};

	hdmicec: cec@100B0000 {
		compatible = "samsung,s5p-cec";
		reg = <0x100B0000 0x200>;
		interrupts = <0 114 0>;
		clocks = <&clock CLK_HDMI_CEC>;
		clock-names = "hdmicec";
		samsung,syscon-phandle = <&pmu_system_controller>;
		pinctrl-names = "default";
		pinctrl-0 = <&hdmi_cec>;
		status = "disabled";
756 757 758 759 760 761 762
	};

	mixer: mixer@12C10000 {
		compatible = "samsung,exynos4210-mixer";
		interrupts = <0 91 0>;
		reg = <0x12C10000 0x2100>, <0x12c00000 0x300>;
		power-domains = <&pd_tv>;
763
		iommus = <&sysmmu_tv>;
764 765 766
		status = "disabled";
	};

767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873
	ppmu_dmc0: ppmu_dmc0@106a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106a0000 0x2000>;
		clocks = <&clock CLK_PPMUDMC0>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_dmc1: ppmu_dmc1@106b0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106b0000 0x2000>;
		clocks = <&clock CLK_PPMUDMC1>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_cpu: ppmu_cpu@106c0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106c0000 0x2000>;
		clocks = <&clock CLK_PPMUCPU>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_acp: ppmu_acp@10ae0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106e0000 0x2000>;
		status = "disabled";
	};

	ppmu_rightbus: ppmu_rightbus@112a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x112a0000 0x2000>;
		clocks = <&clock CLK_PPMURIGHT>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_leftbus: ppmu_leftbus0@116a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x116a0000 0x2000>;
		clocks = <&clock CLK_PPMULEFT>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_camif: ppmu_camif@11ac0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x11ac0000 0x2000>;
		clocks = <&clock CLK_PPMUCAMIF>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_lcd0: ppmu_lcd0@11e40000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x11e40000 0x2000>;
		clocks = <&clock CLK_PPMULCD0>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_fsys: ppmu_g3d@12630000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12630000 0x2000>;
		status = "disabled";
	};

	ppmu_image: ppmu_image@12aa0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12aa0000 0x2000>;
		clocks = <&clock CLK_PPMUIMAGE>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_tv: ppmu_tv@12e40000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12e40000 0x2000>;
		clocks = <&clock CLK_PPMUTV>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_g3d: ppmu_g3d@13220000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13220000 0x2000>;
		clocks = <&clock CLK_PPMUG3D>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_mfc_left: ppmu_mfc_left@13660000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13660000 0x2000>;
		clocks = <&clock CLK_PPMUMFC_L>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_mfc_right: ppmu_mfc_right@13670000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13670000 0x2000>;
		clocks = <&clock CLK_PPMUMFC_R>;
		clock-names = "ppmu";
		status = "disabled";
	};
874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982

	sysmmu_mfc_l: sysmmu@13620000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x13620000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 5>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
		power-domains = <&pd_mfc>;
		#iommu-cells = <0>;
	};

	sysmmu_mfc_r: sysmmu@13630000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x13630000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 6>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
		power-domains = <&pd_mfc>;
		#iommu-cells = <0>;
	};

	sysmmu_tv: sysmmu@12E20000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x12E20000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 4>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_TV>, <&clock CLK_MIXER>;
		power-domains = <&pd_tv>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc0: sysmmu@11A20000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A20000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 2>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC0>, <&clock CLK_FIMC0>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc1: sysmmu@11A30000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A30000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 3>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC1>, <&clock CLK_FIMC1>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc2: sysmmu@11A40000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A40000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 4>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC2>, <&clock CLK_FIMC2>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_fimc3: sysmmu@11A50000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A50000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 5>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMC3>, <&clock CLK_FIMC3>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_jpeg: sysmmu@11A60000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11A60000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <4 6>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_JPEG>, <&clock CLK_JPEG>;
		power-domains = <&pd_cam>;
		#iommu-cells = <0>;
	};

	sysmmu_rotator: sysmmu@12A30000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x12A30000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 0>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_ROTATOR>, <&clock CLK_ROTATOR>;
		#iommu-cells = <0>;
	};

	sysmmu_fimd0: sysmmu@11E20000 {
		compatible = "samsung,exynos-sysmmu";
		reg = <0x11E20000 0x1000>;
		interrupt-parent = <&combiner>;
		interrupts = <5 2>;
		clock-names = "sysmmu", "master";
		clocks = <&clock CLK_SMMU_FIMD0>, <&clock CLK_FIMD0>;
		power-domains = <&pd_lcd0>;
		#iommu-cells = <0>;
	};
983

984 985 986 987 988 989 990 991
	sss: sss@10830000 {
		compatible = "samsung,exynos4210-secss";
		reg = <0x10830000 0x300>;
		interrupts = <0 112 0>;
		clocks = <&clock CLK_SSS>;
		clock-names = "secss";
	};

992 993 994 995 996 997
	prng: rng@10830400 {
		compatible = "samsung,exynos4-rng";
		reg = <0x10830400 0x200>;
		clocks = <&clock CLK_SSS>;
		clock-names = "secss";
	};
998
};