exynos4.dtsi 18.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/*
 * Samsung's Exynos4 SoC series common device tree source
 *
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 * Copyright (c) 2010-2011 Linaro Ltd.
 *		www.linaro.org
 *
 * Samsung's Exynos4 SoC series device nodes are listed in this file.  Particular
 * SoCs from Exynos4 series can include this file and provide values for SoCs
 * specfic bindings.
 *
 * Note: This file does not include device nodes for all the controllers in
 * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
 * nodes can be added to this file.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

22
#include <dt-bindings/clock/exynos4.h>
23
#include <dt-bindings/clock/exynos-audss-clk.h>
24
#include "skeleton.dtsi"
25 26 27 28 29 30 31 32

/ {
	interrupt-parent = <&gic>;

	aliases {
		spi0 = &spi_0;
		spi1 = &spi_1;
		spi2 = &spi_2;
33 34 35 36 37 38 39 40
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		i2c2 = &i2c_2;
		i2c3 = &i2c_3;
		i2c4 = &i2c_4;
		i2c5 = &i2c_5;
		i2c6 = &i2c_6;
		i2c7 = &i2c_7;
41 42 43 44 45 46
		csis0 = &csis_0;
		csis1 = &csis_1;
		fimc0 = &fimc_0;
		fimc1 = &fimc_1;
		fimc2 = &fimc_2;
		fimc3 = &fimc_3;
47 48 49 50
		serial0 = &serial_0;
		serial1 = &serial_1;
		serial2 = &serial_2;
		serial3 = &serial_3;
51 52
	};

53 54 55 56 57 58 59 60 61 62 63
	clock_audss: clock-controller@03810000 {
		compatible = "samsung,exynos4210-audss-clock";
		reg = <0x03810000 0x0C>;
		#clock-cells = <1>;
	};

	i2s0: i2s@03830000 {
		compatible = "samsung,s5pv210-i2s";
		reg = <0x03830000 0x100>;
		clocks = <&clock_audss EXYNOS_I2S_BUS>;
		clock-names = "iis";
64 65
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk0";
66 67 68
		dmas = <&pdma0 12>, <&pdma0 11>, <&pdma0 10>;
		dma-names = "tx", "rx", "tx-sec";
		samsung,idma-addr = <0x03000000>;
69
		#sound-dai-cells = <1>;
70 71 72
		status = "disabled";
	};

73 74 75 76 77
	chipid@10000000 {
		compatible = "samsung,exynos4210-chipid";
		reg = <0x10000000 0x100>;
	};

78 79 80 81
	mipi_phy: video-phy@10020710 {
		compatible = "samsung,s5pv210-mipi-video-phy";
		reg = <0x10020710 8>;
		#phy-cells = <1>;
82
		syscon = <&pmu_system_controller>;
83 84
	};

85 86 87
	pd_mfc: mfc-power-domain@10023C40 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C40 0x20>;
88
		#power-domain-cells = <0>;
89 90 91 92 93
	};

	pd_g3d: g3d-power-domain@10023C60 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C60 0x20>;
94
		#power-domain-cells = <0>;
95 96 97 98 99
	};

	pd_lcd0: lcd0-power-domain@10023C80 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C80 0x20>;
100
		#power-domain-cells = <0>;
101 102 103 104 105
	};

	pd_tv: tv-power-domain@10023C20 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C20 0x20>;
106
		#power-domain-cells = <0>;
107 108 109 110 111
	};

	pd_cam: cam-power-domain@10023C00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C00 0x20>;
112
		#power-domain-cells = <0>;
113 114 115 116 117
	};

	pd_gps: gps-power-domain@10023CE0 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023CE0 0x20>;
118
		#power-domain-cells = <0>;
119 120
	};

121 122 123
	pd_gps_alive: gps-alive-power-domain@10023D00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023D00 0x20>;
124
		#power-domain-cells = <0>;
125 126
	};

127
	gic: interrupt-controller@10490000 {
128 129 130
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
131
		reg = <0x10490000 0x10000>, <0x10480000 0x10000>;
132 133
	};

134
	combiner: interrupt-controller@10440000 {
135 136 137 138 139 140
		compatible = "samsung,exynos4210-combiner";
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0x10440000 0x1000>;
	};

141 142 143 144 145 146
	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupt-parent = <&combiner>;
		interrupts = <2 2>, <3 2>;
	};

147
	sys_reg: syscon@10010000 {
148 149 150 151
		compatible = "samsung,exynos4-sysreg", "syscon";
		reg = <0x10010000 0x400>;
	};

152 153 154 155 156
	pmu_system_controller: system-controller@10020000 {
		compatible = "samsung,exynos4210-pmu", "syscon";
		reg = <0x10020000 0x4000>;
	};

157 158 159 160
	dsi_0: dsi@11C80000 {
		compatible = "samsung,exynos4210-mipi-dsi";
		reg = <0x11C80000 0x10000>;
		interrupts = <0 79 0>;
161
		power-domains = <&pd_lcd0>;
162 163
		phys = <&mipi_phy 1>;
		phy-names = "dsim";
164
		clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI0>;
165 166 167 168 169 170
		clock-names = "bus_clk", "pll_clk";
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <0>;
	};

171 172 173 174 175
	camera {
		compatible = "samsung,fimc", "simple-bus";
		status = "disabled";
		#address-cells = <1>;
		#size-cells = <1>;
176 177
		#clock-cells = <1>;
		clock-output-names = "cam_a_clkout", "cam_b_clkout";
178 179 180 181 182 183
		ranges;

		fimc_0: fimc@11800000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11800000 0x1000>;
			interrupts = <0 84 0>;
184
			clocks = <&clock CLK_FIMC0>, <&clock CLK_SCLK_FIMC0>;
185
			clock-names = "fimc", "sclk_fimc";
186
			power-domains = <&pd_cam>;
187 188 189 190 191 192 193 194
			samsung,sysreg = <&sys_reg>;
			status = "disabled";
		};

		fimc_1: fimc@11810000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11810000 0x1000>;
			interrupts = <0 85 0>;
195
			clocks = <&clock CLK_FIMC1>, <&clock CLK_SCLK_FIMC1>;
196
			clock-names = "fimc", "sclk_fimc";
197
			power-domains = <&pd_cam>;
198 199 200 201 202 203 204 205
			samsung,sysreg = <&sys_reg>;
			status = "disabled";
		};

		fimc_2: fimc@11820000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11820000 0x1000>;
			interrupts = <0 86 0>;
206
			clocks = <&clock CLK_FIMC2>, <&clock CLK_SCLK_FIMC2>;
207
			clock-names = "fimc", "sclk_fimc";
208
			power-domains = <&pd_cam>;
209 210 211 212 213 214 215 216
			samsung,sysreg = <&sys_reg>;
			status = "disabled";
		};

		fimc_3: fimc@11830000 {
			compatible = "samsung,exynos4210-fimc";
			reg = <0x11830000 0x1000>;
			interrupts = <0 87 0>;
217
			clocks = <&clock CLK_FIMC3>, <&clock CLK_SCLK_FIMC3>;
218
			clock-names = "fimc", "sclk_fimc";
219
			power-domains = <&pd_cam>;
220 221 222 223 224 225 226 227
			samsung,sysreg = <&sys_reg>;
			status = "disabled";
		};

		csis_0: csis@11880000 {
			compatible = "samsung,exynos4210-csis";
			reg = <0x11880000 0x4000>;
			interrupts = <0 78 0>;
228
			clocks = <&clock CLK_CSIS0>, <&clock CLK_SCLK_CSIS0>;
229 230
			clock-names = "csis", "sclk_csis";
			bus-width = <4>;
231
			power-domains = <&pd_cam>;
232 233
			phys = <&mipi_phy 0>;
			phy-names = "csis";
234 235 236 237 238 239 240 241 242
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		csis_1: csis@11890000 {
			compatible = "samsung,exynos4210-csis";
			reg = <0x11890000 0x4000>;
			interrupts = <0 80 0>;
243
			clocks = <&clock CLK_CSIS1>, <&clock CLK_SCLK_CSIS1>;
244 245
			clock-names = "csis", "sclk_csis";
			bus-width = <2>;
246
			power-domains = <&pd_cam>;
247 248
			phys = <&mipi_phy 2>;
			phy-names = "csis";
249 250 251 252 253 254
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

255 256 257 258
	watchdog@10060000 {
		compatible = "samsung,s3c2410-wdt";
		reg = <0x10060000 0x100>;
		interrupts = <0 43 0>;
259
		clocks = <&clock CLK_WDT>;
260
		clock-names = "watchdog";
261
		status = "disabled";
262 263 264 265 266 267
	};

	rtc@10070000 {
		compatible = "samsung,s3c6410-rtc";
		reg = <0x10070000 0x100>;
		interrupts = <0 44 0>, <0 45 0>;
268
		clocks = <&clock CLK_RTC>;
269
		clock-names = "rtc";
270
		status = "disabled";
271 272 273 274 275 276
	};

	keypad@100A0000 {
		compatible = "samsung,s5pv210-keypad";
		reg = <0x100A0000 0x100>;
		interrupts = <0 109 0>;
277
		clocks = <&clock CLK_KEYIF>;
278
		clock-names = "keypad";
279
		status = "disabled";
280 281 282 283 284 285
	};

	sdhci@12510000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12510000 0x100>;
		interrupts = <0 73 0>;
286
		clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
287
		clock-names = "hsmmc", "mmc_busclk.2";
288
		status = "disabled";
289 290 291 292 293 294
	};

	sdhci@12520000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12520000 0x100>;
		interrupts = <0 74 0>;
295
		clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
296
		clock-names = "hsmmc", "mmc_busclk.2";
297
		status = "disabled";
298 299 300 301 302 303
	};

	sdhci@12530000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12530000 0x100>;
		interrupts = <0 75 0>;
304
		clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
305
		clock-names = "hsmmc", "mmc_busclk.2";
306
		status = "disabled";
307 308 309 310 311 312
	};

	sdhci@12540000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12540000 0x100>;
		interrupts = <0 76 0>;
313
		clocks = <&clock CLK_SDMMC3>, <&clock CLK_SCLK_MMC3>;
314
		clock-names = "hsmmc", "mmc_busclk.2";
315
		status = "disabled";
316 317 318 319 320 321 322 323 324 325
	};

	exynos_usbphy: exynos-usbphy@125B0000 {
		compatible = "samsung,exynos4210-usb2-phy";
		reg = <0x125B0000 0x100>;
		samsung,pmureg-phandle = <&pmu_system_controller>;
		clocks = <&clock CLK_USB_DEVICE>, <&clock CLK_XUSBXTI>;
		clock-names = "phy", "ref";
		#phy-cells = <1>;
		status = "disabled";
326 327 328 329 330 331 332 333 334 335 336
	};

	hsotg@12480000 {
		compatible = "samsung,s3c6400-hsotg";
		reg = <0x12480000 0x20000>;
		interrupts = <0 71 0>;
		clocks = <&clock CLK_USB_DEVICE>;
		clock-names = "otg";
		phys = <&exynos_usbphy 0>;
		phy-names = "usb2-phy";
		status = "disabled";
337 338
	};

339 340 341 342
	ehci@12580000 {
		compatible = "samsung,exynos4210-ehci";
		reg = <0x12580000 0x100>;
		interrupts = <0 70 0>;
343
		clocks = <&clock CLK_USB_HOST>;
344 345
		clock-names = "usbhost";
		status = "disabled";
346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
		    reg = <0>;
		    phys = <&exynos_usbphy 1>;
		    status = "disabled";
		};
		port@1 {
		    reg = <1>;
		    phys = <&exynos_usbphy 2>;
		    status = "disabled";
		};
		port@2 {
		    reg = <2>;
		    phys = <&exynos_usbphy 3>;
		    status = "disabled";
		};
363 364 365 366 367 368
	};

	ohci@12590000 {
		compatible = "samsung,exynos4210-ohci";
		reg = <0x12590000 0x100>;
		interrupts = <0 70 0>;
369
		clocks = <&clock CLK_USB_HOST>;
370 371
		clock-names = "usbhost";
		status = "disabled";
372 373 374 375 376 377 378
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
		    reg = <0>;
		    phys = <&exynos_usbphy 1>;
		    status = "disabled";
		};
379 380
	};

381
	i2s1: i2s@13960000 {
382
		compatible = "samsung,s3c6410-i2s";
383 384 385
		reg = <0x13960000 0x100>;
		clocks = <&clock CLK_I2S1>;
		clock-names = "iis";
386 387
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk1";
388 389
		dmas = <&pdma1 12>, <&pdma1 11>;
		dma-names = "tx", "rx";
390
		#sound-dai-cells = <1>;
391 392 393 394
		status = "disabled";
	};

	i2s2: i2s@13970000 {
395
		compatible = "samsung,s3c6410-i2s";
396 397 398
		reg = <0x13970000 0x100>;
		clocks = <&clock CLK_I2S2>;
		clock-names = "iis";
399 400
		#clock-cells = <1>;
		clock-output-names = "i2s_cdclk2";
401 402
		dmas = <&pdma0 14>, <&pdma0 13>;
		dma-names = "tx", "rx";
403
		#sound-dai-cells = <1>;
404 405 406
		status = "disabled";
	};

407 408 409 410
	mfc: codec@13400000 {
		compatible = "samsung,mfc-v5";
		reg = <0x13400000 0x10000>;
		interrupts = <0 94 0>;
411
		power-domains = <&pd_mfc>;
412 413
		clocks = <&clock CLK_MFC>, <&clock CLK_SCLK_MFC>;
		clock-names = "mfc", "sclk_mfc";
414 415 416
		status = "disabled";
	};

417
	serial_0: serial@13800000 {
418 419 420
		compatible = "samsung,exynos4210-uart";
		reg = <0x13800000 0x100>;
		interrupts = <0 52 0>;
421
		clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
422
		clock-names = "uart", "clk_uart_baud0";
423
		status = "disabled";
424 425
	};

426
	serial_1: serial@13810000 {
427 428 429
		compatible = "samsung,exynos4210-uart";
		reg = <0x13810000 0x100>;
		interrupts = <0 53 0>;
430
		clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
431
		clock-names = "uart", "clk_uart_baud0";
432
		status = "disabled";
433 434
	};

435
	serial_2: serial@13820000 {
436 437 438
		compatible = "samsung,exynos4210-uart";
		reg = <0x13820000 0x100>;
		interrupts = <0 54 0>;
439
		clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
440
		clock-names = "uart", "clk_uart_baud0";
441
		status = "disabled";
442 443
	};

444
	serial_3: serial@13830000 {
445 446 447
		compatible = "samsung,exynos4210-uart";
		reg = <0x13830000 0x100>;
		interrupts = <0 55 0>;
448
		clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
449
		clock-names = "uart", "clk_uart_baud0";
450
		status = "disabled";
451 452
	};

453
	i2c_0: i2c@13860000 {
454 455
		#address-cells = <1>;
		#size-cells = <0>;
456 457 458
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13860000 0x100>;
		interrupts = <0 58 0>;
459
		clocks = <&clock CLK_I2C0>;
460
		clock-names = "i2c";
461 462
		pinctrl-names = "default";
		pinctrl-0 = <&i2c0_bus>;
463
		status = "disabled";
464 465
	};

466
	i2c_1: i2c@13870000 {
467 468
		#address-cells = <1>;
		#size-cells = <0>;
469 470 471
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13870000 0x100>;
		interrupts = <0 59 0>;
472
		clocks = <&clock CLK_I2C1>;
473
		clock-names = "i2c";
474 475
		pinctrl-names = "default";
		pinctrl-0 = <&i2c1_bus>;
476
		status = "disabled";
477 478
	};

479
	i2c_2: i2c@13880000 {
480 481
		#address-cells = <1>;
		#size-cells = <0>;
482 483 484
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13880000 0x100>;
		interrupts = <0 60 0>;
485
		clocks = <&clock CLK_I2C2>;
486
		clock-names = "i2c";
487 488
		pinctrl-names = "default";
		pinctrl-0 = <&i2c2_bus>;
489
		status = "disabled";
490 491
	};

492
	i2c_3: i2c@13890000 {
493 494
		#address-cells = <1>;
		#size-cells = <0>;
495 496 497
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13890000 0x100>;
		interrupts = <0 61 0>;
498
		clocks = <&clock CLK_I2C3>;
499
		clock-names = "i2c";
500 501
		pinctrl-names = "default";
		pinctrl-0 = <&i2c3_bus>;
502
		status = "disabled";
503 504
	};

505
	i2c_4: i2c@138A0000 {
506 507
		#address-cells = <1>;
		#size-cells = <0>;
508 509 510
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138A0000 0x100>;
		interrupts = <0 62 0>;
511
		clocks = <&clock CLK_I2C4>;
512
		clock-names = "i2c";
513 514
		pinctrl-names = "default";
		pinctrl-0 = <&i2c4_bus>;
515
		status = "disabled";
516 517
	};

518
	i2c_5: i2c@138B0000 {
519 520
		#address-cells = <1>;
		#size-cells = <0>;
521 522 523
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138B0000 0x100>;
		interrupts = <0 63 0>;
524
		clocks = <&clock CLK_I2C5>;
525
		clock-names = "i2c";
526 527
		pinctrl-names = "default";
		pinctrl-0 = <&i2c5_bus>;
528
		status = "disabled";
529 530
	};

531
	i2c_6: i2c@138C0000 {
532 533
		#address-cells = <1>;
		#size-cells = <0>;
534 535 536
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138C0000 0x100>;
		interrupts = <0 64 0>;
537
		clocks = <&clock CLK_I2C6>;
538
		clock-names = "i2c";
539 540
		pinctrl-names = "default";
		pinctrl-0 = <&i2c6_bus>;
541
		status = "disabled";
542 543
	};

544
	i2c_7: i2c@138D0000 {
545 546
		#address-cells = <1>;
		#size-cells = <0>;
547 548 549
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138D0000 0x100>;
		interrupts = <0 65 0>;
550
		clocks = <&clock CLK_I2C7>;
551
		clock-names = "i2c";
552 553
		pinctrl-names = "default";
		pinctrl-0 = <&i2c7_bus>;
554
		status = "disabled";
555 556 557 558 559 560
	};

	spi_0: spi@13920000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13920000 0x100>;
		interrupts = <0 66 0>;
561 562
		dmas = <&pdma0 7>, <&pdma0 6>;
		dma-names = "tx", "rx";
563 564
		#address-cells = <1>;
		#size-cells = <0>;
565
		clocks = <&clock CLK_SPI0>, <&clock CLK_SCLK_SPI0>;
566
		clock-names = "spi", "spi_busclk0";
567 568
		pinctrl-names = "default";
		pinctrl-0 = <&spi0_bus>;
569
		status = "disabled";
570 571 572 573 574 575
	};

	spi_1: spi@13930000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13930000 0x100>;
		interrupts = <0 67 0>;
576 577
		dmas = <&pdma1 7>, <&pdma1 6>;
		dma-names = "tx", "rx";
578 579
		#address-cells = <1>;
		#size-cells = <0>;
580
		clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
581
		clock-names = "spi", "spi_busclk0";
582 583
		pinctrl-names = "default";
		pinctrl-0 = <&spi1_bus>;
584
		status = "disabled";
585 586 587 588 589 590
	};

	spi_2: spi@13940000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13940000 0x100>;
		interrupts = <0 68 0>;
591 592
		dmas = <&pdma0 9>, <&pdma0 8>;
		dma-names = "tx", "rx";
593 594
		#address-cells = <1>;
		#size-cells = <0>;
595
		clocks = <&clock CLK_SPI2>, <&clock CLK_SCLK_SPI2>;
596
		clock-names = "spi", "spi_busclk0";
597 598
		pinctrl-names = "default";
		pinctrl-0 = <&spi2_bus>;
599
		status = "disabled";
600 601
	};

602 603 604 605
	pwm@139D0000 {
		compatible = "samsung,exynos4210-pwm";
		reg = <0x139D0000 0x1000>;
		interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>, <0 41 0>;
606
		clocks = <&clock CLK_PWM>;
607
		clock-names = "timers";
608
		#pwm-cells = <3>;
609 610 611
		status = "disabled";
	};

612 613 614 615 616 617 618 619 620 621 622
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

		pdma0: pdma@12680000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12680000 0x1000>;
			interrupts = <0 35 0>;
623
			clocks = <&clock CLK_PDMA0>;
624
			clock-names = "apb_pclk";
625 626 627
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
628 629 630 631 632 633
		};

		pdma1: pdma@12690000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12690000 0x1000>;
			interrupts = <0 36 0>;
634
			clocks = <&clock CLK_PDMA1>;
635
			clock-names = "apb_pclk";
636 637 638
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
639
		};
640 641 642 643 644

		mdma1: mdma@12850000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12850000 0x1000>;
			interrupts = <0 34 0>;
645
			clocks = <&clock CLK_MDMA>;
646
			clock-names = "apb_pclk";
647 648 649
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <1>;
650
		};
651
	};
652 653 654 655 656 657 658

	fimd: fimd@11c00000 {
		compatible = "samsung,exynos4210-fimd";
		interrupt-parent = <&combiner>;
		reg = <0x11c00000 0x20000>;
		interrupt-names = "fifo", "vsync", "lcd_sys";
		interrupts = <11 0>, <11 1>, <11 2>;
659
		clocks = <&clock CLK_SCLK_FIMD0>, <&clock CLK_FIMD0>;
660
		clock-names = "sclk_fimd", "fimd";
661
		power-domains = <&pd_lcd0>;
662
		samsung,sysreg = <&sys_reg>;
663 664
		status = "disabled";
	};
665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772

	ppmu_dmc0: ppmu_dmc0@106a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106a0000 0x2000>;
		clocks = <&clock CLK_PPMUDMC0>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_dmc1: ppmu_dmc1@106b0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106b0000 0x2000>;
		clocks = <&clock CLK_PPMUDMC1>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_cpu: ppmu_cpu@106c0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106c0000 0x2000>;
		clocks = <&clock CLK_PPMUCPU>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_acp: ppmu_acp@10ae0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x106e0000 0x2000>;
		status = "disabled";
	};

	ppmu_rightbus: ppmu_rightbus@112a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x112a0000 0x2000>;
		clocks = <&clock CLK_PPMURIGHT>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_leftbus: ppmu_leftbus0@116a0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x116a0000 0x2000>;
		clocks = <&clock CLK_PPMULEFT>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_camif: ppmu_camif@11ac0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x11ac0000 0x2000>;
		clocks = <&clock CLK_PPMUCAMIF>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_lcd0: ppmu_lcd0@11e40000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x11e40000 0x2000>;
		clocks = <&clock CLK_PPMULCD0>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_fsys: ppmu_g3d@12630000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12630000 0x2000>;
		status = "disabled";
	};

	ppmu_image: ppmu_image@12aa0000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12aa0000 0x2000>;
		clocks = <&clock CLK_PPMUIMAGE>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_tv: ppmu_tv@12e40000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x12e40000 0x2000>;
		clocks = <&clock CLK_PPMUTV>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_g3d: ppmu_g3d@13220000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13220000 0x2000>;
		clocks = <&clock CLK_PPMUG3D>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_mfc_left: ppmu_mfc_left@13660000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13660000 0x2000>;
		clocks = <&clock CLK_PPMUMFC_L>;
		clock-names = "ppmu";
		status = "disabled";
	};

	ppmu_mfc_right: ppmu_mfc_right@13670000 {
		compatible = "samsung,exynos-ppmu";
		reg = <0x13670000 0x2000>;
		clocks = <&clock CLK_PPMUMFC_R>;
		clock-names = "ppmu";
		status = "disabled";
	};
773
};