Kconfig 48.9 KB
Newer Older
C
Catalin Marinas 已提交
1 2
config ARM64
	def_bool y
3
	select ACPI_CCA_REQUIRED if ACPI
4
	select ACPI_GENERIC_GSI if ACPI
F
Fu Wei 已提交
5
	select ACPI_GTDT if ACPI
6
	select ACPI_IORT if ACPI
7
	select ACPI_REDUCED_HARDWARE_ONLY if ACPI
8
	select ACPI_MCFG if (ACPI && PCI)
9
	select ACPI_SPCR_TABLE if ACPI
10
	select ACPI_PPTT if ACPI
11
	select ARCH_CLOCKSOURCE_DATA
12
	select ARCH_HAS_DEBUG_VIRTUAL
13
	select ARCH_HAS_DEVMEM_IS_ALLOWED
14 15
	select ARCH_HAS_DMA_COHERENT_TO_PFN
	select ARCH_HAS_DMA_MMAP_PGPROT
16
	select ARCH_HAS_ACPI_TABLE_UPGRADE if ACPI
17
	select ARCH_HAS_ELF_RANDOMIZE
18
	select ARCH_HAS_FAST_MULTIPLIER
19
	select ARCH_HAS_FORTIFY_SOURCE
20
	select ARCH_HAS_GCOV_PROFILE_ALL
21
	select ARCH_HAS_GIGANTIC_PAGE if (MEMORY_ISOLATION && COMPACTION) || CMA
22
	select ARCH_HAS_KCOV
23
	select ARCH_HAS_MEMBARRIER_SYNC_CORE
24
	select ARCH_HAS_PTE_SPECIAL
25
	select ARCH_HAS_SETUP_DMA_OPS
26
	select ARCH_HAS_SET_MEMORY
27 28
	select ARCH_HAS_STRICT_KERNEL_RWX
	select ARCH_HAS_STRICT_MODULE_RWX
29 30
	select ARCH_HAS_SYNC_DMA_FOR_DEVICE
	select ARCH_HAS_SYNC_DMA_FOR_CPU
M
Mark Rutland 已提交
31
	select ARCH_HAS_SYSCALL_WRAPPER
32
	select ARCH_HAS_TEARDOWN_DMA_OPS if IOMMU_SUPPORT
33
	select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST
34
	select ARCH_HAVE_NMI_SAFE_CMPXCHG
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
	select ARCH_INLINE_READ_LOCK if !PREEMPT
	select ARCH_INLINE_READ_LOCK_BH if !PREEMPT
	select ARCH_INLINE_READ_LOCK_IRQ if !PREEMPT
	select ARCH_INLINE_READ_LOCK_IRQSAVE if !PREEMPT
	select ARCH_INLINE_READ_UNLOCK if !PREEMPT
	select ARCH_INLINE_READ_UNLOCK_BH if !PREEMPT
	select ARCH_INLINE_READ_UNLOCK_IRQ if !PREEMPT
	select ARCH_INLINE_READ_UNLOCK_IRQRESTORE if !PREEMPT
	select ARCH_INLINE_WRITE_LOCK if !PREEMPT
	select ARCH_INLINE_WRITE_LOCK_BH if !PREEMPT
	select ARCH_INLINE_WRITE_LOCK_IRQ if !PREEMPT
	select ARCH_INLINE_WRITE_LOCK_IRQSAVE if !PREEMPT
	select ARCH_INLINE_WRITE_UNLOCK if !PREEMPT
	select ARCH_INLINE_WRITE_UNLOCK_BH if !PREEMPT
	select ARCH_INLINE_WRITE_UNLOCK_IRQ if !PREEMPT
	select ARCH_INLINE_WRITE_UNLOCK_IRQRESTORE if !PREEMPT
51 52 53 54 55 56 57 58 59 60
	select ARCH_INLINE_SPIN_TRYLOCK if !PREEMPT
	select ARCH_INLINE_SPIN_TRYLOCK_BH if !PREEMPT
	select ARCH_INLINE_SPIN_LOCK if !PREEMPT
	select ARCH_INLINE_SPIN_LOCK_BH if !PREEMPT
	select ARCH_INLINE_SPIN_LOCK_IRQ if !PREEMPT
	select ARCH_INLINE_SPIN_LOCK_IRQSAVE if !PREEMPT
	select ARCH_INLINE_SPIN_UNLOCK if !PREEMPT
	select ARCH_INLINE_SPIN_UNLOCK_BH if !PREEMPT
	select ARCH_INLINE_SPIN_UNLOCK_IRQ if !PREEMPT
	select ARCH_INLINE_SPIN_UNLOCK_IRQRESTORE if !PREEMPT
61
	select ARCH_USE_CMPXCHG_LOCKREF
62
	select ARCH_USE_QUEUED_RWLOCKS
63
	select ARCH_USE_QUEUED_SPINLOCKS
64
	select ARCH_SUPPORTS_MEMORY_FAILURE
65
	select ARCH_SUPPORTS_ATOMIC_RMW
66
	select ARCH_SUPPORTS_INT128 if GCC_VERSION >= 50000 || CC_IS_CLANG
67
	select ARCH_SUPPORTS_NUMA_BALANCING
68
	select ARCH_WANT_COMPAT_IPC_PARSE_VERSION
69
	select ARCH_WANT_FRAME_POINTERS
70
	select ARCH_HAS_UBSAN_SANITIZE_ALL
71
	select ARM_AMBA
72
	select ARM_ARCH_TIMER
73
	select ARM_GIC
A
AKASHI Takahiro 已提交
74
	select AUDIT_ARCH_COMPAT_GENERIC
75
	select ARM_GIC_V2M if PCI
76
	select ARM_GIC_V3
77
	select ARM_GIC_V3_ITS if PCI
78
	select ARM_PSCI_FW
79
	select BUILDTIME_EXTABLE_SORT
80
	select CLONE_BACKWARDS
81
	select COMMON_CLK
82
	select CPU_PM if (SUSPEND || CPU_IDLE)
83
	select CRC32
84
	select DCACHE_WORD_ACCESS
85
	select DMA_DIRECT_REMAP
86
	select EDAC_SUPPORT
87
	select FRAME_POINTER
88
	select GENERIC_ALLOCATOR
89
	select GENERIC_ARCH_TOPOLOGY
C
Catalin Marinas 已提交
90
	select GENERIC_CLOCKEVENTS
91
	select GENERIC_CLOCKEVENTS_BROADCAST
92
	select GENERIC_CPU_AUTOPROBE
M
Mark Salter 已提交
93
	select GENERIC_EARLY_IOREMAP
L
Leo Yan 已提交
94
	select GENERIC_IDLE_POLL_SETUP
95
	select GENERIC_IRQ_MULTI_HANDLER
C
Catalin Marinas 已提交
96 97
	select GENERIC_IRQ_PROBE
	select GENERIC_IRQ_SHOW
98
	select GENERIC_IRQ_SHOW_LEVEL
A
Arnd Bergmann 已提交
99
	select GENERIC_PCI_IOMAP
100
	select GENERIC_SCHED_CLOCK
C
Catalin Marinas 已提交
101
	select GENERIC_SMP_IDLE_THREAD
102 103
	select GENERIC_STRNCPY_FROM_USER
	select GENERIC_STRNLEN_USER
C
Catalin Marinas 已提交
104
	select GENERIC_TIME_VSYSCALL
105
	select HANDLE_DOMAIN_IRQ
C
Catalin Marinas 已提交
106
	select HARDIRQS_SW_RESEND
107
	select HAVE_PCI
108
	select HAVE_ACPI_APEI if (ACPI && EFI)
109
	select HAVE_ALIGNED_STRUCT_PAGE if SLUB
A
AKASHI Takahiro 已提交
110
	select HAVE_ARCH_AUDITSYSCALL
111
	select HAVE_ARCH_BITREVERSE
112
	select HAVE_ARCH_HUGE_VMAP
113
	select HAVE_ARCH_JUMP_LABEL
114
	select HAVE_ARCH_JUMP_LABEL_RELATIVE
115
	select HAVE_ARCH_KASAN if !(ARM64_16K_PAGES && ARM64_VA_BITS_48)
116
	select HAVE_ARCH_KASAN_SW_TAGS if HAVE_ARCH_KASAN
V
Vijaya Kumar K 已提交
117
	select HAVE_ARCH_KGDB
118 119
	select HAVE_ARCH_MMAP_RND_BITS
	select HAVE_ARCH_MMAP_RND_COMPAT_BITS if COMPAT
120
	select HAVE_ARCH_PREL32_RELOCATIONS
A
AKASHI Takahiro 已提交
121
	select HAVE_ARCH_SECCOMP_FILTER
122
	select HAVE_ARCH_STACKLEAK
123
	select HAVE_ARCH_THREAD_STRUCT_WHITELIST
C
Catalin Marinas 已提交
124
	select HAVE_ARCH_TRACEHOOK
125
	select HAVE_ARCH_TRANSPARENT_HUGEPAGE
126
	select HAVE_ARCH_VMAP_STACK
127
	select HAVE_ARM_SMCCC
128
	select HAVE_EBPF_JIT
129
	select HAVE_C_RECORDMCOUNT
130
	select HAVE_CMPXCHG_DOUBLE
131
	select HAVE_CMPXCHG_LOCAL
132
	select HAVE_CONTEXT_TRACKING
133
	select HAVE_DEBUG_BUGVERBOSE
134
	select HAVE_DEBUG_KMEMLEAK
L
Laura Abbott 已提交
135
	select HAVE_DMA_CONTIGUOUS
136
	select HAVE_DYNAMIC_FTRACE
137
	select HAVE_EFFICIENT_UNALIGNED_ACCESS
138
	select HAVE_FTRACE_MCOUNT_RECORD
A
AKASHI Takahiro 已提交
139 140
	select HAVE_FUNCTION_TRACER
	select HAVE_FUNCTION_GRAPH_TRACER
E
Emese Revfy 已提交
141
	select HAVE_GCC_PLUGINS
C
Catalin Marinas 已提交
142
	select HAVE_HW_BREAKPOINT if PERF_EVENTS
143
	select HAVE_IRQ_TIME_ACCOUNTING
144
	select HAVE_MEMBLOCK_NODE_MAP if NUMA
145
	select HAVE_NMI
146
	select HAVE_PATA_PLATFORM
C
Catalin Marinas 已提交
147
	select HAVE_PERF_EVENTS
148 149
	select HAVE_PERF_REGS
	select HAVE_PERF_USER_STACK_DUMP
150
	select HAVE_REGS_AND_STACK_ACCESS_API
151
	select HAVE_RCU_TABLE_FREE
152
	select HAVE_RCU_TABLE_INVALIDATE
153
	select HAVE_RSEQ
154
	select HAVE_STACKPROTECTOR
155
	select HAVE_SYSCALL_TRACEPOINTS
156
	select HAVE_KPROBES
157
	select HAVE_KRETPROBES
R
Robin Murphy 已提交
158
	select IOMMU_DMA if IOMMU_SUPPORT
C
Catalin Marinas 已提交
159
	select IRQ_DOMAIN
160
	select IRQ_FORCED_THREADING
161
	select MODULES_USE_ELF_RELA
162
	select NEED_DMA_MAP_STATE
163
	select NEED_SG_DMA_LENGTH
C
Catalin Marinas 已提交
164 165
	select OF
	select OF_EARLY_FLATTREE
166
	select PCI_DOMAINS_GENERIC if PCI
167
	select PCI_ECAM if (ACPI && PCI)
168
	select PCI_SYSCALL if PCI
169 170
	select POWER_RESET
	select POWER_SUPPLY
K
Kees Cook 已提交
171
	select REFCOUNT_FULL
C
Catalin Marinas 已提交
172
	select SPARSE_IRQ
173
	select SWIOTLB
174
	select SYSCTL_EXCEPTION_TRACE
175
	select THREAD_INFO_IN_TASK
C
Catalin Marinas 已提交
176 177 178 179 180 181 182 183 184
	help
	  ARM 64-bit (AArch64) Linux support.

config 64BIT
	def_bool y

config MMU
	def_bool y

185 186 187 188 189 190 191 192 193 194 195 196
config ARM64_PAGE_SHIFT
	int
	default 16 if ARM64_64K_PAGES
	default 14 if ARM64_16K_PAGES
	default 12

config ARM64_CONT_SHIFT
	int
	default 5 if ARM64_64K_PAGES
	default 7 if ARM64_16K_PAGES
	default 4

197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
config ARCH_MMAP_RND_BITS_MIN
       default 14 if ARM64_64K_PAGES
       default 16 if ARM64_16K_PAGES
       default 18

# max bits determined by the following formula:
#  VA_BITS - PAGE_SHIFT - 3
config ARCH_MMAP_RND_BITS_MAX
       default 19 if ARM64_VA_BITS=36
       default 24 if ARM64_VA_BITS=39
       default 27 if ARM64_VA_BITS=42
       default 30 if ARM64_VA_BITS=47
       default 29 if ARM64_VA_BITS=48 && ARM64_64K_PAGES
       default 31 if ARM64_VA_BITS=48 && ARM64_16K_PAGES
       default 33 if ARM64_VA_BITS=48
       default 14 if ARM64_64K_PAGES
       default 16 if ARM64_16K_PAGES
       default 18

config ARCH_MMAP_RND_COMPAT_BITS_MIN
       default 7 if ARM64_64K_PAGES
       default 9 if ARM64_16K_PAGES
       default 11

config ARCH_MMAP_RND_COMPAT_BITS_MAX
       default 16

224
config NO_IOPORT_MAP
225
	def_bool y if !PCI
C
Catalin Marinas 已提交
226 227 228 229

config STACKTRACE_SUPPORT
	def_bool y

230 231 232 233
config ILLEGAL_POINTER_VALUE
	hex
	default 0xdead000000000000

C
Catalin Marinas 已提交
234 235 236 237 238 239
config LOCKDEP_SUPPORT
	def_bool y

config TRACE_IRQFLAGS_SUPPORT
	def_bool y

240
config RWSEM_XCHGADD_ALGORITHM
C
Catalin Marinas 已提交
241 242
	def_bool y

243 244 245 246 247 248 249 250
config GENERIC_BUG
	def_bool y
	depends on BUG

config GENERIC_BUG_RELATIVE_POINTERS
	def_bool y
	depends on GENERIC_BUG

C
Catalin Marinas 已提交
251 252 253 254 255 256 257 258 259
config GENERIC_HWEIGHT
	def_bool y

config GENERIC_CSUM
        def_bool y

config GENERIC_CALIBRATE_DELAY
	def_bool y

260
config ZONE_DMA32
C
Catalin Marinas 已提交
261 262
	def_bool y

263
config HAVE_GENERIC_GUP
S
Steve Capper 已提交
264 265
	def_bool y

R
Robin Murphy 已提交
266 267 268
config ARCH_ENABLE_MEMORY_HOTPLUG
	def_bool y

269 270 271
config SMP
	def_bool y

272 273 274
config KERNEL_MODE_NEON
	def_bool y

275 276 277
config FIX_EARLYCON_MEM
	def_bool y

278 279
config PGTABLE_LEVELS
	int
S
Suzuki K. Poulose 已提交
280
	default 2 if ARM64_16K_PAGES && ARM64_VA_BITS_36
281
	default 2 if ARM64_64K_PAGES && ARM64_VA_BITS_42
282
	default 3 if ARM64_64K_PAGES && (ARM64_VA_BITS_48 || ARM64_USER_VA_BITS_52)
283
	default 3 if ARM64_4K_PAGES && ARM64_VA_BITS_39
284 285
	default 3 if ARM64_16K_PAGES && ARM64_VA_BITS_47
	default 4 if !ARM64_64K_PAGES && ARM64_VA_BITS_48
286

P
Pratyush Anand 已提交
287 288 289
config ARCH_SUPPORTS_UPROBES
	def_bool y

290 291 292
config ARCH_PROC_KCORE_TEXT
	def_bool y

O
Olof Johansson 已提交
293
source "arch/arm64/Kconfig.platforms"
C
Catalin Marinas 已提交
294 295 296

menu "Kernel Features"

297 298
menu "ARM errata workarounds via the alternatives framework"

299 300 301
config ARM64_WORKAROUND_CLEAN_CACHE
	def_bool n

302 303 304
config ARM64_ERRATUM_826319
	bool "Cortex-A53: 826319: System might deadlock if a write cannot complete until read data is accepted"
	default y
305
	select ARM64_WORKAROUND_CLEAN_CACHE
306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 826319 on Cortex-A53 parts up to r0p2 with an AMBA 4 ACE or
	  AXI master interface and an L2 cache.

	  If a Cortex-A53 uses an AMBA AXI4 ACE interface to other processors
	  and is unable to accept a certain write via this interface, it will
	  not progress on read data presented on the read data channel and the
	  system can deadlock.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_827319
	bool "Cortex-A53: 827319: Data cache clean instructions might cause overlapping transactions to the interconnect"
	default y
327
	select ARM64_WORKAROUND_CLEAN_CACHE
328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 827319 on Cortex-A53 parts up to r0p2 with an AMBA 5 CHI
	  master interface and an L2 cache.

	  Under certain conditions this erratum can cause a clean line eviction
	  to occur at the same time as another transaction to the same address
	  on the AMBA 5 CHI interface, which can cause data corruption if the
	  interconnect reorders the two transactions.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_824069
	bool "Cortex-A53: 824069: Cache line might not be marked as clean after a CleanShared snoop"
	default y
349
	select ARM64_WORKAROUND_CLEAN_CACHE
350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 824069 on Cortex-A53 parts up to r0p2 when it is connected
	  to a coherent interconnect.

	  If a Cortex-A53 processor is executing a store or prefetch for
	  write instruction at the same time as a processor in another
	  cluster is executing a cache maintenance operation to the same
	  address, then this erratum might cause a clean cache line to be
	  incorrectly marked as dirty.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this option does not necessarily enable the
	  workaround, as it depends on the alternative framework, which will
	  only patch the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_819472
	bool "Cortex-A53: 819472: Store exclusive instructions might cause data corruption"
	default y
372
	select ARM64_WORKAROUND_CLEAN_CACHE
373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 819472 on Cortex-A53 parts up to r0p1 with an L2 cache
	  present when it is connected to a coherent interconnect.

	  If the processor is executing a load and store exclusive sequence at
	  the same time as a processor in another cluster is executing a cache
	  maintenance operation to the same address, then this erratum might
	  cause data corruption.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_832075
	bool "Cortex-A57: 832075: possible deadlock on mixing exclusive memory accesses with device loads"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 832075 on Cortex-A57 parts up to r1p2.

	  Affected Cortex-A57 parts might deadlock when exclusive load/store
	  instructions to Write-Back memory are mixed with Device loads.

	  The workaround is to promote device loads to use Load-Acquire
	  semantics.
	  Please note that this does not necessarily enable the workaround,
404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_834220
	bool "Cortex-A57: 834220: Stage 2 translation fault might be incorrectly reported in presence of a Stage 1 fault"
	depends on KVM
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 834220 on Cortex-A57 parts up to r1p2.

	  Affected Cortex-A57 parts might report a Stage 2 translation
	  fault as the result of a Stage 1 fault for load crossing a
	  page boundary when there is a permission or device memory
	  alignment fault at Stage 1 and a translation fault at Stage 2.

	  The workaround is to verify that the Stage 1 translation
	  doesn't generate a fault before handling the Stage 2 fault.
	  Please note that this does not necessarily enable the workaround,
425 426 427 428 429
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450
config ARM64_ERRATUM_845719
	bool "Cortex-A53: 845719: a load might read incorrect data"
	depends on COMPAT
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 845719 on Cortex-A53 parts up to r0p4.

	  When running a compat (AArch32) userspace on an affected Cortex-A53
	  part, a load at EL0 from a virtual address that matches the bottom 32
	  bits of the virtual address used by a recent load at (AArch64) EL1
	  might return incorrect data.

	  The workaround is to write the contextidr_el1 register on exception
	  return to a 32-bit task.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

451 452 453
config ARM64_ERRATUM_843419
	bool "Cortex-A53: 843419: A load or store might access an incorrect address"
	default y
454
	select ARM64_MODULE_PLTS if MODULES
455
	help
456
	  This option links the kernel with '--fix-cortex-a53-843419' and
457 458 459
	  enables PLT support to replace certain ADRP instructions, which can
	  cause subsequent memory accesses to use an incorrect address on
	  Cortex-A53 parts up to r0p4.
460 461 462

	  If unsure, say Y.

463 464 465 466 467 468 469 470 471 472 473
config ARM64_ERRATUM_1024718
	bool "Cortex-A55: 1024718: Update of DBM/AP bits without break before make might result in incorrect update"
	default y
	help
	  This option adds work around for Arm Cortex-A55 Erratum 1024718.

	  Affected Cortex-A55 cores (r0p0, r0p1, r1p0) could cause incorrect
	  update of the hardware dirty bit when the DBM/AP bits are updated
	  without a break-before-make. The work around is to disable the usage
	  of hardware DBM locally on the affected cores. CPUs not affected by
	  erratum will continue to use the feature.
474 475 476

	  If unsure, say Y.

477 478 479
config ARM64_ERRATUM_1188873
	bool "Cortex-A76: MRC read following MRRC read of specific Generic Timer in AArch32 might give incorrect result"
	default y
480
	select ARM_ARCH_TIMER_OOL_WORKAROUND
481 482 483 484 485 486 487 488 489
	help
	  This option adds work arounds for ARM Cortex-A76 erratum 1188873

	  Affected Cortex-A76 cores (r0p0, r1p0, r2p0) could cause
	  register corruption when accessing the timer registers from
	  AArch32 userspace.

	  If unsure, say Y.

490 491 492 493 494 495 496 497 498 499 500 501
config ARM64_ERRATUM_1165522
	bool "Cortex-A76: Speculative AT instruction using out-of-context translation regime could cause subsequent request to generate an incorrect translation"
	default y
	help
	  This option adds work arounds for ARM Cortex-A76 erratum 1165522

	  Affected Cortex-A76 cores (r0p0, r1p0, r2p0) could end-up with
	  corrupted TLBs by speculating an AT instruction during a guest
	  context switch.

	  If unsure, say Y.

502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519
config ARM64_ERRATUM_1286807
	bool "Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation"
	default y
	select ARM64_WORKAROUND_REPEAT_TLBI
	help
	  This option adds workaround for ARM Cortex-A76 erratum 1286807

	  On the affected Cortex-A76 cores (r0p0 to r3p0), if a virtual
	  address for a cacheable mapping of a location is being
	  accessed by a core while another core is remapping the virtual
	  address to a new physical page using the recommended
	  break-before-make sequence, then under very rare circumstances
	  TLBI+DSB completes before a read using the translation being
	  invalidated has been observed by other observers. The
	  workaround repeats the TLBI+DSB operation.

	  If unsure, say Y.

520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536
config CAVIUM_ERRATUM_22375
	bool "Cavium erratum 22375, 24313"
	default y
	help
	  Enable workaround for erratum 22375, 24313.

	  This implements two gicv3-its errata workarounds for ThunderX. Both
	  with small impact affecting only ITS table allocation.

	    erratum 22375: only alloc 8MB table size
	    erratum 24313: ignore memory access type

	  The fixes are in ITS initialization and basically ignore memory access
	  type and table size provided by the TYPER and BASER registers.

	  If unsure, say Y.

537 538 539 540 541 542 543 544 545
config CAVIUM_ERRATUM_23144
	bool "Cavium erratum 23144: ITS SYNC hang on dual socket system"
	depends on NUMA
	default y
	help
	  ITS SYNC command hang for cross node io and collections/cpu mapping.

	  If unsure, say Y.

546 547 548 549 550 551 552 553 554 555
config CAVIUM_ERRATUM_23154
	bool "Cavium erratum 23154: Access to ICC_IAR1_EL1 is not sync'ed"
	default y
	help
	  The gicv3 of ThunderX requires a modified version for
	  reading the IAR status to ensure data synchronization
	  (access to icc_iar1_el1 is not sync'ed before and after).

	  If unsure, say Y.

556 557 558 559 560 561 562 563 564 565 566
config CAVIUM_ERRATUM_27456
	bool "Cavium erratum 27456: Broadcast TLBI instructions may cause icache corruption"
	default y
	help
	  On ThunderX T88 pass 1.x through 2.1 parts, broadcast TLBI
	  instructions may cause the icache to become corrupted if it
	  contains data for a non-current ASID.  The fix is to
	  invalidate the icache when changing the mm context.

	  If unsure, say Y.

567 568 569 570 571 572 573 574 575 576 577
config CAVIUM_ERRATUM_30115
	bool "Cavium erratum 30115: Guest may disable interrupts in host"
	default y
	help
	  On ThunderX T88 pass 1.x through 2.2, T81 pass 1.0 through
	  1.2, and T83 Pass 1.0, KVM guest execution may disable
	  interrupts in host. Trapping both GICv3 group-0 and group-1
	  accesses sidesteps the issue.

	  If unsure, say Y.

578 579 580 581 582
config QCOM_FALKOR_ERRATUM_1003
	bool "Falkor E1003: Incorrect translation due to ASID change"
	default y
	help
	  On Falkor v1, an incorrect ASID may be cached in the TLB when ASID
583 584 585 586 587
	  and BADDR are changed together in TTBRx_EL1. Since we keep the ASID
	  in TTBR1_EL1, this situation only occurs in the entry trampoline and
	  then only for entries in the walk cache, since the leaf translation
	  is unchanged. Work around the erratum by invalidating the walk cache
	  entries for the trampoline before entering the kernel proper.
588

589 590 591 592 593 594
config ARM64_WORKAROUND_REPEAT_TLBI
	bool
	help
	  Enable the repeat TLBI workaround for Falkor erratum 1009 and
	  Cortex-A76 erratum 1286807.

595 596 597
config QCOM_FALKOR_ERRATUM_1009
	bool "Falkor E1009: Prematurely complete a DSB after a TLBI"
	default y
598
	select ARM64_WORKAROUND_REPEAT_TLBI
599 600 601 602 603 604 605
	help
	  On Falkor v1, the CPU may prematurely complete a DSB following a
	  TLBI xxIS invalidate maintenance operation. Repeat the TLBI operation
	  one more time to fix the issue.

	  If unsure, say Y.

606 607 608 609 610 611 612 613 614 615
config QCOM_QDF2400_ERRATUM_0065
	bool "QDF2400 E0065: Incorrect GITS_TYPER.ITT_Entry_size"
	default y
	help
	  On Qualcomm Datacenter Technologies QDF2400 SoC, ITS hardware reports
	  ITE size incorrectly. The GITS_TYPER.ITT_Entry_size field should have
	  been indicated as 16Bytes (0xf), not 8Bytes (0x7).

	  If unsure, say Y.

616 617 618 619 620 621 622
config SOCIONEXT_SYNQUACER_PREITS
	bool "Socionext Synquacer: Workaround for GICv3 pre-ITS"
	default y
	help
	  Socionext Synquacer SoCs implement a separate h/w block to generate
	  MSI doorbell writes with non-zero values for the device ID.

623 624 625 626 627 628 629 630 631 632
	  If unsure, say Y.

config HISILICON_ERRATUM_161600802
	bool "Hip07 161600802: Erroneous redistributor VLPI base"
	default y
	help
	  The HiSilicon Hip07 SoC usees the wrong redistributor base
	  when issued ITS commands such as VMOVP and VMAPP, and requires
	  a 128kB offset to be applied to the target address in this commands.

633
	  If unsure, say Y.
634 635 636 637 638 639 640 641 642 643 644

config QCOM_FALKOR_ERRATUM_E1041
	bool "Falkor E1041: Speculative instruction fetches might cause errant memory access"
	default y
	help
	  Falkor CPU may speculatively fetch instructions from an improper
	  memory location when MMU translation is changed from SCTLR_ELn[M]=1
	  to SCTLR_ELn[M]=0. Prefix an ISB instruction to fix the problem.

	  If unsure, say Y.

645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663
config FUJITSU_ERRATUM_010001
	bool "Fujitsu-A64FX erratum E#010001: Undefined fault may occur wrongly"
	default y
	help
	  This option adds workaround for Fujitsu-A64FX erratum E#010001.
	  On some variants of the Fujitsu-A64FX cores ver(1.0, 1.1), memory
	  accesses may cause undefined fault (Data abort, DFSC=0b111111).
	  This fault occurs under a specific hardware condition when a
	  load/store instruction performs an address translation using:
	  case-1  TTBR0_EL1 with TCR_EL1.NFD0 == 1.
	  case-2  TTBR0_EL2 with TCR_EL2.NFD0 == 1.
	  case-3  TTBR1_EL1 with TCR_EL1.NFD1 == 1.
	  case-4  TTBR1_EL2 with TCR_EL2.NFD1 == 1.

	  The workaround is to ensure these bits are clear in TCR_ELx.
	  The workaround only affect the Fujitsu-A64FX.

	  If unsure, say Y.

664 665 666
endmenu


667 668 669 670 671 672 673 674 675 676 677
choice
	prompt "Page size"
	default ARM64_4K_PAGES
	help
	  Page size (translation granule) configuration.

config ARM64_4K_PAGES
	bool "4KB"
	help
	  This feature enables 4KB pages support.

678 679 680 681 682 683 684
config ARM64_16K_PAGES
	bool "16KB"
	help
	  The system will use 16KB pages support. AArch32 emulation
	  requires applications compiled with 16K (or a multiple of 16K)
	  aligned segments.

C
Catalin Marinas 已提交
685
config ARM64_64K_PAGES
686
	bool "64KB"
C
Catalin Marinas 已提交
687 688 689
	help
	  This feature enables 64KB pages support (4KB by default)
	  allowing only two levels of page tables and faster TLB
690 691
	  look-up. AArch32 emulation requires applications compiled
	  with 64K aligned segments.
C
Catalin Marinas 已提交
692

693 694 695 696 697
endchoice

choice
	prompt "Virtual address space size"
	default ARM64_VA_BITS_39 if ARM64_4K_PAGES
698
	default ARM64_VA_BITS_47 if ARM64_16K_PAGES
699 700 701 702 703 704
	default ARM64_VA_BITS_42 if ARM64_64K_PAGES
	help
	  Allows choosing one of multiple possible virtual address
	  space sizes. The level of translation table is determined by
	  a combination of page size and virtual address space size.

S
Suzuki K. Poulose 已提交
705
config ARM64_VA_BITS_36
706
	bool "36-bit" if EXPERT
S
Suzuki K. Poulose 已提交
707 708
	depends on ARM64_16K_PAGES

709 710 711 712 713 714 715 716
config ARM64_VA_BITS_39
	bool "39-bit"
	depends on ARM64_4K_PAGES

config ARM64_VA_BITS_42
	bool "42-bit"
	depends on ARM64_64K_PAGES

717 718 719 720
config ARM64_VA_BITS_47
	bool "47-bit"
	depends on ARM64_16K_PAGES

721 722 723
config ARM64_VA_BITS_48
	bool "48-bit"

724 725 726 727 728 729 730 731 732 733 734 735 736 737 738
config ARM64_USER_VA_BITS_52
	bool "52-bit (user)"
	depends on ARM64_64K_PAGES && (ARM64_PAN || !ARM64_SW_TTBR0_PAN)
	help
	  Enable 52-bit virtual addressing for userspace when explicitly
	  requested via a hint to mmap(). The kernel will continue to
	  use 48-bit virtual addresses for its own mappings.

	  NOTE: Enabling 52-bit virtual addressing in conjunction with
	  ARMv8.3 Pointer Authentication will result in the PAC being
	  reduced from 7 bits to 3 bits, which may have a significant
	  impact on its susceptibility to brute-force attacks.

	  If unsure, select 48-bit virtual addressing instead.

739 740
endchoice

741 742 743 744 745 746 747 748 749 750 751 752 753
config ARM64_FORCE_52BIT
	bool "Force 52-bit virtual addresses for userspace"
	depends on ARM64_USER_VA_BITS_52 && EXPERT
	help
	  For systems with 52-bit userspace VAs enabled, the kernel will attempt
	  to maintain compatibility with older software by providing 48-bit VAs
	  unless a hint is supplied to mmap.

	  This configuration option disables the 48-bit compatibility logic, and
	  forces all userspace addresses to be 52-bit on HW that supports it. One
	  should only enable this configuration option for stress testing userspace
	  memory management code. If unsure say N here.

754 755
config ARM64_VA_BITS
	int
S
Suzuki K. Poulose 已提交
756
	default 36 if ARM64_VA_BITS_36
757 758
	default 39 if ARM64_VA_BITS_39
	default 42 if ARM64_VA_BITS_42
759
	default 47 if ARM64_VA_BITS_47
760
	default 48 if ARM64_VA_BITS_48 || ARM64_USER_VA_BITS_52
761

762 763 764 765 766 767 768 769 770 771
choice
	prompt "Physical address space size"
	default ARM64_PA_BITS_48
	help
	  Choose the maximum physical address range that the kernel will
	  support.

config ARM64_PA_BITS_48
	bool "48-bit"

772 773 774 775 776 777 778 779 780 781 782 783
config ARM64_PA_BITS_52
	bool "52-bit (ARMv8.2)"
	depends on ARM64_64K_PAGES
	depends on ARM64_PAN || !ARM64_SW_TTBR0_PAN
	help
	  Enable support for a 52-bit physical address space, introduced as
	  part of the ARMv8.2-LPA extension.

	  With this enabled, the kernel will also continue to work on CPUs that
	  do not support ARMv8.2-LPA, but with some added memory overhead (and
	  minor performance overhead).

784 785 786 787 788
endchoice

config ARM64_PA_BITS
	int
	default 48 if ARM64_PA_BITS_48
789
	default 52 if ARM64_PA_BITS_52
790

791 792 793 794 795
config CPU_BIG_ENDIAN
       bool "Build big-endian kernel"
       help
         Say Y if you plan on running a kernel in big-endian mode.

796 797 798 799 800 801 802 803 804 805 806 807 808 809
config SCHED_MC
	bool "Multi-core scheduler support"
	help
	  Multi-core scheduler support improves the CPU scheduler's decision
	  making when dealing with multi-core CPU chips at a cost of slightly
	  increased overhead in some places. If unsure say N here.

config SCHED_SMT
	bool "SMT scheduler support"
	help
	  Improves the CPU scheduler's decision making when dealing with
	  MultiThreading at a cost of slightly increased overhead in some
	  places. If unsure say N here.

C
Catalin Marinas 已提交
810
config NR_CPUS
811 812
	int "Maximum number of CPUs (2-4096)"
	range 2 4096
M
Mark Rutland 已提交
813
	default "256"
C
Catalin Marinas 已提交
814

815 816
config HOTPLUG_CPU
	bool "Support for hot-pluggable CPUs"
817
	select GENERIC_IRQ_MIGRATION
818 819 820 821
	help
	  Say Y here to experiment with turning CPUs off and on.  CPUs
	  can be controlled through /sys/devices/system/cpu.

822 823 824
# Common NUMA Features
config NUMA
	bool "Numa Memory Allocation and Scheduler Support"
825 826
	select ACPI_NUMA if ACPI
	select OF_NUMA
827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846
	help
	  Enable NUMA (Non Uniform Memory Access) support.

	  The kernel will try to allocate memory used by a CPU on the
	  local memory of the CPU and add some more
	  NUMA awareness to the kernel.

config NODES_SHIFT
	int "Maximum NUMA Nodes (as a power of 2)"
	range 1 10
	default "2"
	depends on NEED_MULTIPLE_NODES
	help
	  Specify the maximum number of NUMA Nodes available on the target
	  system.  Increases memory reserved to accommodate various tables.

config USE_PERCPU_NUMA_NODE_ID
	def_bool y
	depends on NUMA

847 848 849 850 851 852 853 854
config HAVE_SETUP_PER_CPU_AREA
	def_bool y
	depends on NUMA

config NEED_PER_CPU_EMBED_FIRST_CHUNK
	def_bool y
	depends on NUMA

855 856 857
config HOLES_IN_ZONE
	def_bool y

858
source "kernel/Kconfig.hz"
C
Catalin Marinas 已提交
859

860 861 862
config ARCH_SUPPORTS_DEBUG_PAGEALLOC
	def_bool y

C
Catalin Marinas 已提交
863 864 865 866 867 868 869 870 871 872
config ARCH_SPARSEMEM_ENABLE
	def_bool y
	select SPARSEMEM_VMEMMAP_ENABLE

config ARCH_SPARSEMEM_DEFAULT
	def_bool ARCH_SPARSEMEM_ENABLE

config ARCH_SELECT_MEMORY_MODEL
	def_bool ARCH_SPARSEMEM_ENABLE

873
config ARCH_FLATMEM_ENABLE
874
	def_bool !NUMA
875

C
Catalin Marinas 已提交
876
config HAVE_ARCH_PFN_VALID
877
	def_bool y
C
Catalin Marinas 已提交
878 879

config HW_PERF_EVENTS
880 881
	def_bool y
	depends on ARM_PMU
C
Catalin Marinas 已提交
882

S
Steve Capper 已提交
883 884 885 886
config SYS_SUPPORTS_HUGETLBFS
	def_bool y

config ARCH_WANT_HUGE_PMD_SHARE
S
Suzuki K. Poulose 已提交
887
	def_bool y if ARM64_4K_PAGES || (ARM64_16K_PAGES && !ARM64_VA_BITS_36)
S
Steve Capper 已提交
888

889 890 891
config ARCH_HAS_CACHE_LINE_SIZE
	def_bool y

A
AKASHI Takahiro 已提交
892 893 894 895 896 897 898 899 900 901 902 903 904
config SECCOMP
	bool "Enable seccomp to safely compute untrusted bytecode"
	---help---
	  This kernel feature is useful for number crunching applications
	  that may need to compute untrusted bytecode during their
	  execution. By using pipes or other transports made available to
	  the process as file descriptors supporting the read/write
	  syscalls, it's possible to isolate those applications in
	  their own address space using seccomp. Once seccomp is
	  enabled via prctl(PR_SET_SECCOMP), it cannot be disabled
	  and the task is only allowed to execute a few safe syscalls
	  defined by each seccomp mode.

905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923
config PARAVIRT
	bool "Enable paravirtualization code"
	help
	  This changes the kernel so it can modify itself when it is run
	  under a hypervisor, potentially improving performance significantly
	  over full virtualization.

config PARAVIRT_TIME_ACCOUNTING
	bool "Paravirtual steal time accounting"
	select PARAVIRT
	default n
	help
	  Select this option to enable fine granularity task steal time
	  accounting. Time spent executing other tasks in parallel with
	  the current vCPU is discounted from the vCPU power. To account for
	  that, there can be a small performance impact.

	  If in doubt, say N here.

924 925 926 927 928 929 930 931 932 933
config KEXEC
	depends on PM_SLEEP_SMP
	select KEXEC_CORE
	bool "kexec system call"
	---help---
	  kexec is a system call that implements the ability to shutdown your
	  current kernel, and to start another kernel.  It is like a reboot
	  but it is independent of the system firmware.   And like a reboot
	  you can start any kernel with it, not just Linux.

A
AKASHI Takahiro 已提交
934 935 936 937 938 939 940 941 942
config KEXEC_FILE
	bool "kexec file based system call"
	select KEXEC_CORE
	help
	  This is new version of kexec system call. This system call is
	  file based and takes file descriptors as system call argument
	  for kernel and initramfs as opposed to list of segments as
	  accepted by previous system call.

943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966
config KEXEC_VERIFY_SIG
	bool "Verify kernel signature during kexec_file_load() syscall"
	depends on KEXEC_FILE
	help
	  Select this option to verify a signature with loaded kernel
	  image. If configured, any attempt of loading a image without
	  valid signature will fail.

	  In addition to that option, you need to enable signature
	  verification for the corresponding kernel image type being
	  loaded in order for this to work.

config KEXEC_IMAGE_VERIFY_SIG
	bool "Enable Image signature verification support"
	default y
	depends on KEXEC_VERIFY_SIG
	depends on EFI && SIGNED_PE_FILE_VERIFICATION
	help
	  Enable Image signature verification support.

comment "Support for PE file signature verification disabled"
	depends on KEXEC_VERIFY_SIG
	depends on !EFI || !SIGNED_PE_FILE_VERIFICATION

967 968 969 970 971 972 973 974 975 976 977
config CRASH_DUMP
	bool "Build kdump crash kernel"
	help
	  Generate crash dump after being started by kexec. This should
	  be normally only set in special crash dump kernels which are
	  loaded in the main kernel with kexec-tools into a specially
	  reserved region and then later executed after a crash by
	  kdump/kexec.

	  For more details see Documentation/kdump/kdump.txt

978 979 980 981 982
config XEN_DOM0
	def_bool y
	depends on XEN

config XEN
983
	bool "Xen guest support on ARM64"
984
	depends on ARM64 && OF
985
	select SWIOTLB_XEN
986
	select PARAVIRT
987 988 989
	help
	  Say Y if you want to run Linux in a Virtual Machine on Xen on ARM64.

990 991 992
config FORCE_MAX_ZONEORDER
	int
	default "14" if (ARM64_64K_PAGES && TRANSPARENT_HUGEPAGE)
993
	default "12" if (ARM64_16K_PAGES && TRANSPARENT_HUGEPAGE)
994
	default "11"
995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011
	help
	  The kernel memory allocator divides physically contiguous memory
	  blocks into "zones", where each zone is a power of two number of
	  pages.  This option selects the largest power of two that the kernel
	  keeps in the memory allocator.  If you need to allocate very large
	  blocks of physically contiguous memory, then you may need to
	  increase this value.

	  This config option is actually maximum order plus one. For example,
	  a value of 11 means that the largest free memory block is 2^10 pages.

	  We make sure that we can allocate upto a HugePage size for each configuration.
	  Hence we have :
		MAX_ORDER = (PMD_SHIFT - PAGE_SHIFT) + 1 => PAGE_SHIFT - 2

	  However for 4K, we choose a higher default value, 11 as opposed to 10, giving us
	  4M allocations matching the default size used by generic code.
1012

1013
config UNMAP_KERNEL_AT_EL0
1014
	bool "Unmap kernel when running in userspace (aka \"KAISER\")" if EXPERT
1015 1016
	default y
	help
1017 1018 1019 1020 1021
	  Speculation attacks against some high-performance processors can
	  be used to bypass MMU permission checks and leak kernel data to
	  userspace. This can be defended against by unmapping the kernel
	  when running in userspace, mapping it back in on exception entry
	  via a trampoline page in the vector table.
1022 1023 1024

	  If unsure, say Y.

1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041
config HARDEN_BRANCH_PREDICTOR
	bool "Harden the branch predictor against aliasing attacks" if EXPERT
	default y
	help
	  Speculation attacks against some high-performance processors rely on
	  being able to manipulate the branch predictor for a victim context by
	  executing aliasing branches in the attacker context.  Such attacks
	  can be partially mitigated against by clearing internal branch
	  predictor state and limiting the prediction logic in some situations.

	  This config option will take CPU-specific actions to harden the
	  branch predictor against aliasing attacks and may rely on specific
	  instruction sequences or control bits being set by the system
	  firmware.

	  If unsure, say Y.

1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057
config HARDEN_EL2_VECTORS
	bool "Harden EL2 vector mapping against system register leak" if EXPERT
	default y
	help
	  Speculation attacks against some high-performance processors can
	  be used to leak privileged information such as the vector base
	  register, resulting in a potential defeat of the EL2 layout
	  randomization.

	  This config option will map the vectors to a fixed location,
	  independent of the EL2 code mapping, so that revealing VBAR_EL2
	  to an attacker does not give away any extra information. This
	  only gets enabled on affected CPUs.

	  If unsure, say Y.

1058 1059 1060 1061 1062 1063 1064 1065 1066
config ARM64_SSBD
	bool "Speculative Store Bypass Disable" if EXPERT
	default y
	help
	  This enables mitigation of the bypassing of previous stores
	  by speculative loads.

	  If unsure, say Y.

1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080
config RODATA_FULL_DEFAULT_ENABLED
	bool "Apply r/o permissions of VM areas also to their linear aliases"
	default y
	help
	  Apply read-only attributes of VM areas to the linear alias of
	  the backing pages as well. This prevents code or read-only data
	  from being modified (inadvertently or intentionally) via another
	  mapping of the same memory page. This additional enhancement can
	  be turned off at runtime by passing rodata=[off|on] (and turned on
	  with rodata=full if this option is set to 'n')

	  This requires the linear region to be mapped down to pages,
	  which may adversely affect performance in some cases.

1081 1082 1083
menuconfig ARMV8_DEPRECATED
	bool "Emulate deprecated/obsolete ARMv8 instructions"
	depends on COMPAT
1084
	depends on SYSCTL
1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131
	help
	  Legacy software support may require certain instructions
	  that have been deprecated or obsoleted in the architecture.

	  Enable this config to enable selective emulation of these
	  features.

	  If unsure, say Y

if ARMV8_DEPRECATED

config SWP_EMULATION
	bool "Emulate SWP/SWPB instructions"
	help
	  ARMv8 obsoletes the use of A32 SWP/SWPB instructions such that
	  they are always undefined. Say Y here to enable software
	  emulation of these instructions for userspace using LDXR/STXR.

	  In some older versions of glibc [<=2.8] SWP is used during futex
	  trylock() operations with the assumption that the code will not
	  be preempted. This invalid assumption may be more likely to fail
	  with SWP emulation enabled, leading to deadlock of the user
	  application.

	  NOTE: when accessing uncached shared regions, LDXR/STXR rely
	  on an external transaction monitoring block called a global
	  monitor to maintain update atomicity. If your system does not
	  implement a global monitor, this option can cause programs that
	  perform SWP operations to uncached memory to deadlock.

	  If unsure, say Y

config CP15_BARRIER_EMULATION
	bool "Emulate CP15 Barrier instructions"
	help
	  The CP15 barrier instructions - CP15ISB, CP15DSB, and
	  CP15DMB - are deprecated in ARMv8 (and ARMv7). It is
	  strongly recommended to use the ISB, DSB, and DMB
	  instructions instead.

	  Say Y here to enable software emulation of these
	  instructions for AArch32 userspace code. When this option is
	  enabled, CP15 barrier usage is traced which can help
	  identify software that needs updating.

	  If unsure, say Y

1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146
config SETEND_EMULATION
	bool "Emulate SETEND instruction"
	help
	  The SETEND instruction alters the data-endianness of the
	  AArch32 EL0, and is deprecated in ARMv8.

	  Say Y here to enable software emulation of the instruction
	  for AArch32 userspace code.

	  Note: All the cpus on the system must have mixed endian support at EL0
	  for this feature to be enabled. If a new CPU - which doesn't support mixed
	  endian - is hotplugged in after this feature has been enabled, there could
	  be unexpected results in the applications.

	  If unsure, say Y
1147 1148
endif

1149 1150 1151 1152 1153 1154 1155 1156
config ARM64_SW_TTBR0_PAN
	bool "Emulate Privileged Access Never using TTBR0_EL1 switching"
	help
	  Enabling this option prevents the kernel from accessing
	  user-space memory directly by pointing TTBR0_EL1 to a reserved
	  zeroed area and reserved ASID. The user access routines
	  restore the valid TTBR0_EL1 temporarily.

1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191
menu "ARMv8.1 architectural features"

config ARM64_HW_AFDBM
	bool "Support for hardware updates of the Access and Dirty page flags"
	default y
	help
	  The ARMv8.1 architecture extensions introduce support for
	  hardware updates of the access and dirty information in page
	  table entries. When enabled in TCR_EL1 (HA and HD bits) on
	  capable processors, accesses to pages with PTE_AF cleared will
	  set this bit instead of raising an access flag fault.
	  Similarly, writes to read-only pages with the DBM bit set will
	  clear the read-only bit (AP[2]) instead of raising a
	  permission fault.

	  Kernels built with this configuration option enabled continue
	  to work on pre-ARMv8.1 hardware and the performance impact is
	  minimal. If unsure, say Y.

config ARM64_PAN
	bool "Enable support for Privileged Access Never (PAN)"
	default y
	help
	 Privileged Access Never (PAN; part of the ARMv8.1 Extensions)
	 prevents the kernel or hypervisor from accessing user-space (EL0)
	 memory directly.

	 Choosing this option will cause any unprotected (not using
	 copy_to_user et al) memory access to fail with a permission fault.

	 The feature is detected at runtime, and will remain as a 'nop'
	 instruction if the cpu does not implement the feature.

config ARM64_LSE_ATOMICS
	bool "Atomic instructions"
1192
	default y
1193 1194 1195 1196 1197 1198 1199 1200
	help
	  As part of the Large System Extensions, ARMv8.1 introduces new
	  atomic instructions that are designed specifically to scale in
	  very large systems.

	  Say Y here to make use of these instructions for the in-kernel
	  atomic routines. This incurs a small overhead on CPUs that do
	  not support these instructions and requires the kernel to be
1201 1202
	  built with binutils >= 2.25 in order for the new instructions
	  to be used.
1203

1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216
config ARM64_VHE
	bool "Enable support for Virtualization Host Extensions (VHE)"
	default y
	help
	  Virtualization Host Extensions (VHE) allow the kernel to run
	  directly at EL2 (instead of EL1) on processors that support
	  it. This leads to better performance for KVM, as they reduce
	  the cost of the world switch.

	  Selecting this option allows the VHE feature to be detected
	  at runtime, and does not affect processors that do not
	  implement this feature.

1217 1218
endmenu

1219 1220
menu "ARMv8.2 architectural features"

1221 1222 1223 1224 1225 1226
config ARM64_UAO
	bool "Enable support for User Access Override (UAO)"
	default y
	help
	  User Access Override (UAO; part of the ARMv8.2 Extensions)
	  causes the 'unprivileged' variant of the load/store instructions to
M
Masanari Iida 已提交
1227
	  be overridden to be privileged.
1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241

	  This option changes get_user() and friends to use the 'unprivileged'
	  variant of the load/store instructions. This ensures that user-space
	  really did have access to the supplied memory. When addr_limit is
	  set to kernel memory the UAO bit will be set, allowing privileged
	  access to kernel memory.

	  Choosing this option will cause copy_to_user() et al to use user-space
	  memory permissions.

	  The feature is detected at runtime, the kernel will use the
	  regular load/store instructions if the cpu does not implement the
	  feature.

R
Robin Murphy 已提交
1242 1243 1244
config ARM64_PMEM
	bool "Enable support for persistent memory"
	select ARCH_HAS_PMEM_API
1245
	select ARCH_HAS_UACCESS_FLUSHCACHE
R
Robin Murphy 已提交
1246 1247 1248 1249 1250 1251 1252 1253
	help
	  Say Y to enable support for the persistent memory API based on the
	  ARMv8.2 DCPoP feature.

	  The feature is detected at runtime, and the kernel will use DC CVAC
	  operations if DC CVAP is not supported (following the behaviour of
	  DC CVAP itself if the system does not define a point of persistence).

1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269
config ARM64_RAS_EXTN
	bool "Enable support for RAS CPU Extensions"
	default y
	help
	  CPUs that support the Reliability, Availability and Serviceability
	  (RAS) Extensions, part of ARMv8.2 are able to track faults and
	  errors, classify them and report them to software.

	  On CPUs with these extensions system software can use additional
	  barriers to determine if faults are pending and read the
	  classification from a new set of registers.

	  Selecting this feature will allow the kernel to use these barriers
	  and access the new registers if the system supports the extension.
	  Platform RAS features may additionally depend on firmware support.

1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283
config ARM64_CNP
	bool "Enable support for Common Not Private (CNP) translations"
	default y
	depends on ARM64_PAN || !ARM64_SW_TTBR0_PAN
	help
	  Common Not Private (CNP) allows translation table entries to
	  be shared between different PEs in the same inner shareable
	  domain, so the hardware can use this fact to optimise the
	  caching of such entries in the TLB.

	  Selecting this option allows the CNP feature to be detected
	  at runtime, and does not affect PEs that do not implement
	  this feature.

1284 1285
endmenu

1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308
menu "ARMv8.3 architectural features"

config ARM64_PTR_AUTH
	bool "Enable support for pointer authentication"
	default y
	help
	  Pointer authentication (part of the ARMv8.3 Extensions) provides
	  instructions for signing and authenticating pointers against secret
	  keys, which can be used to mitigate Return Oriented Programming (ROP)
	  and other attacks.

	  This option enables these instructions at EL0 (i.e. for userspace).

	  Choosing this option will cause the kernel to initialise secret keys
	  for each process at exec() time, with these keys being
	  context-switched along with the process.

	  The feature is detected at runtime. If the feature is not present in
	  hardware it will not be advertised to userspace nor will it be
	  enabled.

endmenu

1309 1310 1311
config ARM64_SVE
	bool "ARM Scalable Vector Extension support"
	default y
1312
	depends on !KVM || ARM64_VHE
1313 1314 1315 1316 1317 1318 1319 1320
	help
	  The Scalable Vector Extension (SVE) is an extension to the AArch64
	  execution state which complements and extends the SIMD functionality
	  of the base architecture to support much larger vectors and to enable
	  additional vectorisation opportunities.

	  To enable use of this extension on CPUs that implement it, say Y.

1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336
	  Note that for architectural reasons, firmware _must_ implement SVE
	  support when running on SVE capable hardware.  The required support
	  is present in:

	    * version 1.5 and later of the ARM Trusted Firmware
	    * the AArch64 boot wrapper since commit 5e1261e08abf
	      ("bootwrapper: SVE: Enable SVE for EL2 and below").

	  For other firmware implementations, consult the firmware documentation
	  or vendor.

	  If you need the kernel to boot on SVE-capable hardware with broken
	  firmware, you may need to say N here until you get your firmware
	  fixed.  Otherwise, you may experience firmware panics or lockups when
	  booting the kernel.  If unsure and you are not observing these
	  symptoms, you should assume that it is safe to say Y.
1337

1338 1339 1340 1341 1342 1343
	  CPUs that support SVE are architecturally required to support the
	  Virtualization Host Extensions (VHE), so the kernel makes no
	  provision for supporting SVE alongside KVM without VHE enabled.
	  Thus, you will need to enable CONFIG_ARM64_VHE if you want to support
	  KVM in the same kernel image.

1344 1345 1346 1347
config ARM64_MODULE_PLTS
	bool
	select HAVE_MOD_ARCH_SPECIFIC

1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361
config ARM64_PSEUDO_NMI
	bool "Support for NMI-like interrupts"
	select CONFIG_ARM_GIC_V3
	help
	  Adds support for mimicking Non-Maskable Interrupts through the use of
	  GIC interrupt priority. This support requires version 3 or later of
	  Arm GIC.

	  This high priority configuration for interrupts needs to be
	  explicitly enabled by setting the kernel parameter
	  "irqchip.gicv3_pseudo_nmi" to 1.

	  If unsure, say N

1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372
config RELOCATABLE
	bool
	help
	  This builds the kernel as a Position Independent Executable (PIE),
	  which retains all relocation metadata required to relocate the
	  kernel binary at runtime to a different virtual address than the
	  address it was linked at.
	  Since AArch64 uses the RELA relocation format, this requires a
	  relocation pass at runtime even if the kernel is loaded at the
	  same address it was linked at.

1373 1374
config RANDOMIZE_BASE
	bool "Randomize the address of the kernel image"
1375
	select ARM64_MODULE_PLTS if MODULES
1376 1377 1378 1379 1380 1381 1382 1383 1384
	select RELOCATABLE
	help
	  Randomizes the virtual address at which the kernel image is
	  loaded, as a security feature that deters exploit attempts
	  relying on knowledge of the location of kernel internals.

	  It is the bootloader's job to provide entropy, by passing a
	  random u64 value in /chosen/kaslr-seed at kernel entry.

1385 1386 1387 1388 1389
	  When booting via the UEFI stub, it will invoke the firmware's
	  EFI_RNG_PROTOCOL implementation (if available) to supply entropy
	  to the kernel proper. In addition, it will randomise the physical
	  location of the kernel Image as well.

1390 1391 1392
	  If unsure, say N.

config RANDOMIZE_MODULE_REGION_FULL
1393
	bool "Randomize the module region over a 4 GB range"
1394
	depends on RANDOMIZE_BASE
1395 1396
	default y
	help
1397 1398
	  Randomizes the location of the module region inside a 4 GB window
	  covering the core kernel. This way, it is less likely for modules
1399 1400 1401 1402 1403 1404 1405 1406
	  to leak information about the location of core kernel data structures
	  but it does imply that function calls between modules and the core
	  kernel will need to be resolved via veneers in the module PLT.

	  When this option is not set, the module region will be randomized over
	  a limited range that contains the [_stext, _etext] interval of the
	  core kernel, so branch relocations are always in range.

1407 1408 1409 1410 1411 1412 1413
config CC_HAVE_STACKPROTECTOR_SYSREG
	def_bool $(cc-option,-mstack-protector-guard=sysreg -mstack-protector-guard-reg=sp_el0 -mstack-protector-guard-offset=0)

config STACKPROTECTOR_PER_TASK
	def_bool y
	depends on STACKPROTECTOR && CC_HAVE_STACKPROTECTOR_SYSREG

C
Catalin Marinas 已提交
1414 1415 1416 1417
endmenu

menu "Boot options"

1418 1419 1420 1421 1422 1423 1424 1425 1426
config ARM64_ACPI_PARKING_PROTOCOL
	bool "Enable support for the ARM64 ACPI parking protocol"
	depends on ACPI
	help
	  Enable support for the ARM64 ACPI parking protocol. If disabled
	  the kernel will not allow booting through the ARM64 ACPI parking
	  protocol even if the corresponding data is present in the ACPI
	  MADT table.

C
Catalin Marinas 已提交
1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442
config CMDLINE
	string "Default kernel command string"
	default ""
	help
	  Provide a set of default command-line options at build time by
	  entering them here. As a minimum, you should specify the the
	  root device (e.g. root=/dev/nfs).

config CMDLINE_FORCE
	bool "Always use the default kernel command string"
	help
	  Always use the default kernel command string, even if the boot
	  loader passes other arguments to the kernel.
	  This is useful if you cannot or don't want to change the
	  command-line options your boot loader passes to the kernel.

1443 1444 1445
config EFI_STUB
	bool

M
Mark Salter 已提交
1446 1447 1448
config EFI
	bool "UEFI runtime support"
	depends on OF && !CPU_BIG_ENDIAN
1449
	depends on KERNEL_MODE_NEON
A
Arnd Bergmann 已提交
1450
	select ARCH_SUPPORTS_ACPI
M
Mark Salter 已提交
1451 1452 1453
	select LIBFDT
	select UCS2_STRING
	select EFI_PARAMS_FROM_FDT
1454
	select EFI_RUNTIME_WRAPPERS
1455 1456
	select EFI_STUB
	select EFI_ARMSTUB
M
Mark Salter 已提交
1457 1458 1459 1460
	default y
	help
	  This option provides support for runtime services provided
	  by UEFI firmware (such as non-volatile variables, realtime
M
Mark Salter 已提交
1461 1462 1463
          clock, and platform reset). A UEFI stub is also provided to
	  allow the kernel to be booted as an EFI application. This
	  is only useful on systems that have UEFI firmware.
M
Mark Salter 已提交
1464

Y
Yi Li 已提交
1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475
config DMI
	bool "Enable support for SMBIOS (DMI) tables"
	depends on EFI
	default y
	help
	  This enables SMBIOS/DMI feature for systems.

	  This option is only useful on systems that have UEFI firmware.
	  However, even with this option, the resultant kernel should
	  continue to boot on existing non-UEFI platforms.

C
Catalin Marinas 已提交
1476 1477 1478 1479
endmenu

config COMPAT
	bool "Kernel support for 32-bit EL0"
1480
	depends on ARM64_4K_PAGES || EXPERT
1481
	select COMPAT_BINFMT_ELF if BINFMT_ELF
1482
	select HAVE_UID16
1483
	select OLD_SIGSUSPEND3
1484
	select COMPAT_OLD_SIGACTION
C
Catalin Marinas 已提交
1485 1486 1487 1488 1489 1490
	help
	  This option enables support for a 32-bit EL0 running under a 64-bit
	  kernel at EL1. AArch32-specific components such as system calls,
	  the user helper functions, VFP support and the ptrace interface are
	  handled appropriately by the kernel.

1491 1492 1493
	  If you use a page size other than 4KB (i.e, 16KB or 64KB), please be aware
	  that you will only be able to execute AArch32 binaries that were compiled
	  with page size aligned segments.
1494

C
Catalin Marinas 已提交
1495 1496 1497 1498 1499 1500
	  If you want to execute 32-bit userspace applications, say Y.

config SYSVIPC_COMPAT
	def_bool y
	depends on COMPAT && SYSVIPC

1501 1502 1503 1504
config ARCH_ENABLE_HUGEPAGE_MIGRATION
	def_bool y
	depends on HUGETLB_PAGE && MIGRATION

1505 1506 1507 1508
menu "Power management options"

source "kernel/power/Kconfig"

1509 1510 1511 1512 1513 1514 1515 1516
config ARCH_HIBERNATION_POSSIBLE
	def_bool y
	depends on CPU_PM

config ARCH_HIBERNATION_HEADER
	def_bool y
	depends on HIBERNATION

1517 1518 1519 1520 1521
config ARCH_SUSPEND_POSSIBLE
	def_bool y

endmenu

1522 1523 1524 1525
menu "CPU Power Management"

source "drivers/cpuidle/Kconfig"

1526 1527 1528 1529
source "drivers/cpufreq/Kconfig"

endmenu

M
Mark Salter 已提交
1530 1531
source "drivers/firmware/Kconfig"

1532 1533
source "drivers/acpi/Kconfig"

M
Marc Zyngier 已提交
1534 1535
source "arch/arm64/kvm/Kconfig"

1536 1537 1538
if CRYPTO
source "arch/arm64/crypto/Kconfig"
endif