Kconfig 16.5 KB
Newer Older
C
Catalin Marinas 已提交
1 2
config ARM64
	def_bool y
3
	select ARCH_BINFMT_ELF_RANDOMIZE_PIE
C
Catalin Marinas 已提交
4
	select ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE
5
	select ARCH_HAS_SG_CHAIN
6
	select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST
7
	select ARCH_USE_CMPXCHG_LOCKREF
8
	select ARCH_SUPPORTS_ATOMIC_RMW
9
	select ARCH_WANT_OPTIONAL_GPIOLIB
10
	select ARCH_WANT_COMPAT_IPC_PARSE_VERSION
11
	select ARCH_WANT_FRAME_POINTERS
12
	select ARM_AMBA
13
	select ARM_ARCH_TIMER
14
	select ARM_GIC
A
AKASHI Takahiro 已提交
15
	select AUDIT_ARCH_COMPAT_GENERIC
16
	select ARM_GIC_V3
17
	select BUILDTIME_EXTABLE_SORT
18
	select CLONE_BACKWARDS
19
	select COMMON_CLK
20
	select CPU_PM if (SUSPEND || CPU_IDLE)
21
	select DCACHE_WORD_ACCESS
22
	select GENERIC_ALLOCATOR
C
Catalin Marinas 已提交
23
	select GENERIC_CLOCKEVENTS
24
	select GENERIC_CLOCKEVENTS_BROADCAST if SMP
25
	select GENERIC_CPU_AUTOPROBE
M
Mark Salter 已提交
26
	select GENERIC_EARLY_IOREMAP
C
Catalin Marinas 已提交
27 28 29
	select GENERIC_IOMAP
	select GENERIC_IRQ_PROBE
	select GENERIC_IRQ_SHOW
30
	select GENERIC_SCHED_CLOCK
C
Catalin Marinas 已提交
31
	select GENERIC_SMP_IDLE_THREAD
32 33
	select GENERIC_STRNCPY_FROM_USER
	select GENERIC_STRNLEN_USER
C
Catalin Marinas 已提交
34
	select GENERIC_TIME_VSYSCALL
35
	select HANDLE_DOMAIN_IRQ
C
Catalin Marinas 已提交
36
	select HARDIRQS_SW_RESEND
37
	select HAVE_ALIGNED_STRUCT_PAGE if SLUB
A
AKASHI Takahiro 已提交
38
	select HAVE_ARCH_AUDITSYSCALL
39
	select HAVE_ARCH_JUMP_LABEL
V
Vijaya Kumar K 已提交
40
	select HAVE_ARCH_KGDB
C
Catalin Marinas 已提交
41
	select HAVE_ARCH_TRACEHOOK
Z
Zi Shen Lim 已提交
42
	select HAVE_BPF_JIT
43
	select HAVE_C_RECORDMCOUNT
44
	select HAVE_CC_STACKPROTECTOR
45
	select HAVE_CMPXCHG_DOUBLE
46
	select HAVE_DEBUG_BUGVERBOSE
47
	select HAVE_DEBUG_KMEMLEAK
C
Catalin Marinas 已提交
48 49
	select HAVE_DMA_API_DEBUG
	select HAVE_DMA_ATTRS
L
Laura Abbott 已提交
50
	select HAVE_DMA_CONTIGUOUS
51
	select HAVE_DYNAMIC_FTRACE
52
	select HAVE_EFFICIENT_UNALIGNED_ACCESS
53
	select HAVE_FTRACE_MCOUNT_RECORD
A
AKASHI Takahiro 已提交
54 55
	select HAVE_FUNCTION_TRACER
	select HAVE_FUNCTION_GRAPH_TRACER
C
Catalin Marinas 已提交
56 57 58
	select HAVE_GENERIC_DMA_COHERENT
	select HAVE_HW_BREAKPOINT if PERF_EVENTS
	select HAVE_MEMBLOCK
59
	select HAVE_PATA_PLATFORM
C
Catalin Marinas 已提交
60
	select HAVE_PERF_EVENTS
61 62
	select HAVE_PERF_REGS
	select HAVE_PERF_USER_STACK_DUMP
63
	select HAVE_RCU_TABLE_FREE
64
	select HAVE_SYSCALL_TRACEPOINTS
C
Catalin Marinas 已提交
65
	select IRQ_DOMAIN
66
	select MODULES_USE_ELF_RELA
C
Catalin Marinas 已提交
67 68 69
	select NO_BOOTMEM
	select OF
	select OF_EARLY_FLATTREE
70
	select OF_RESERVED_MEM
C
Catalin Marinas 已提交
71
	select PERF_USE_VMALLOC
72 73
	select POWER_RESET
	select POWER_SUPPLY
C
Catalin Marinas 已提交
74 75
	select RTC_LIB
	select SPARSE_IRQ
76
	select SYSCTL_EXCEPTION_TRACE
L
Larry Bassel 已提交
77
	select HAVE_CONTEXT_TRACKING
C
Catalin Marinas 已提交
78 79 80 81 82 83 84 85 86 87 88 89
	help
	  ARM 64-bit (AArch64) Linux support.

config 64BIT
	def_bool y

config ARCH_PHYS_ADDR_T_64BIT
	def_bool y

config MMU
	def_bool y

90
config NO_IOPORT_MAP
91
	def_bool y if !PCI
C
Catalin Marinas 已提交
92 93 94 95 96 97 98 99 100 101

config STACKTRACE_SUPPORT
	def_bool y

config LOCKDEP_SUPPORT
	def_bool y

config TRACE_IRQFLAGS_SUPPORT
	def_bool y

102
config RWSEM_XCHGADD_ALGORITHM
C
Catalin Marinas 已提交
103 104 105 106 107 108 109 110 111 112 113
	def_bool y

config GENERIC_HWEIGHT
	def_bool y

config GENERIC_CSUM
        def_bool y

config GENERIC_CALIBRATE_DELAY
	def_bool y

114
config ZONE_DMA
C
Catalin Marinas 已提交
115 116
	def_bool y

S
Steve Capper 已提交
117 118 119
config HAVE_GENERIC_RCU_GUP
	def_bool y

C
Catalin Marinas 已提交
120 121 122 123 124 125 126 127 128 129 130 131 132 133 134
config ARCH_DMA_ADDR_T_64BIT
	def_bool y

config NEED_DMA_MAP_STATE
	def_bool y

config NEED_SG_DMA_LENGTH
	def_bool y

config SWIOTLB
	def_bool y

config IOMMU_HELPER
	def_bool SWIOTLB

135 136 137
config KERNEL_MODE_NEON
	def_bool y

138 139 140
config FIX_EARLYCON_MEM
	def_bool y

C
Catalin Marinas 已提交
141 142 143 144
source "init/Kconfig"

source "kernel/Kconfig.freezer"

145 146
menu "Platform selection"

147 148 149 150 151
config ARCH_THUNDER
	bool "Cavium Inc. Thunder SoC Family"
	help
	  This enables support for Cavium's Thunder Family of SoCs.

152 153 154 155
config ARCH_VEXPRESS
	bool "ARMv8 software model (Versatile Express)"
	select ARCH_REQUIRE_GPIOLIB
	select COMMON_CLK_VERSATILE
156
	select POWER_RESET_VEXPRESS
157 158 159 160
	select VEXPRESS_CONFIG
	help
	  This enables support for the ARMv8 software model (Versatile
	  Express).
C
Catalin Marinas 已提交
161

162 163 164 165 166
config ARCH_XGENE
	bool "AppliedMicro X-Gene SOC Family"
	help
	  This enables support for AppliedMicro X-Gene SOC Family

C
Catalin Marinas 已提交
167 168 169 170 171 172 173
endmenu

menu "Bus support"

config ARM_AMBA
	bool

174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193
config PCI
	bool "PCI support"
	help
	  This feature enables support for PCI bus system. If you say Y
	  here, the kernel will include drivers and infrastructure code
	  to support PCI bus devices.

config PCI_DOMAINS
	def_bool PCI

config PCI_DOMAINS_GENERIC
	def_bool PCI

config PCI_SYSCALL
	def_bool PCI

source "drivers/pci/Kconfig"
source "drivers/pci/pcie/Kconfig"
source "drivers/pci/hotplug/Kconfig"

C
Catalin Marinas 已提交
194 195 196 197
endmenu

menu "Kernel Features"

198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305
menu "ARM errata workarounds via the alternatives framework"

config ARM64_ERRATUM_826319
	bool "Cortex-A53: 826319: System might deadlock if a write cannot complete until read data is accepted"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 826319 on Cortex-A53 parts up to r0p2 with an AMBA 4 ACE or
	  AXI master interface and an L2 cache.

	  If a Cortex-A53 uses an AMBA AXI4 ACE interface to other processors
	  and is unable to accept a certain write via this interface, it will
	  not progress on read data presented on the read data channel and the
	  system can deadlock.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_827319
	bool "Cortex-A53: 827319: Data cache clean instructions might cause overlapping transactions to the interconnect"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 827319 on Cortex-A53 parts up to r0p2 with an AMBA 5 CHI
	  master interface and an L2 cache.

	  Under certain conditions this erratum can cause a clean line eviction
	  to occur at the same time as another transaction to the same address
	  on the AMBA 5 CHI interface, which can cause data corruption if the
	  interconnect reorders the two transactions.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_824069
	bool "Cortex-A53: 824069: Cache line might not be marked as clean after a CleanShared snoop"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 824069 on Cortex-A53 parts up to r0p2 when it is connected
	  to a coherent interconnect.

	  If a Cortex-A53 processor is executing a store or prefetch for
	  write instruction at the same time as a processor in another
	  cluster is executing a cache maintenance operation to the same
	  address, then this erratum might cause a clean cache line to be
	  incorrectly marked as dirty.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this option does not necessarily enable the
	  workaround, as it depends on the alternative framework, which will
	  only patch the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_819472
	bool "Cortex-A53: 819472: Store exclusive instructions might cause data corruption"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 819472 on Cortex-A53 parts up to r0p1 with an L2 cache
	  present when it is connected to a coherent interconnect.

	  If the processor is executing a load and store exclusive sequence at
	  the same time as a processor in another cluster is executing a cache
	  maintenance operation to the same address, then this erratum might
	  cause data corruption.

	  The workaround promotes data cache clean instructions to
	  data cache clean-and-invalidate.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

config ARM64_ERRATUM_832075
	bool "Cortex-A57: 832075: possible deadlock on mixing exclusive memory accesses with device loads"
	default y
	help
	  This option adds an alternative code sequence to work around ARM
	  erratum 832075 on Cortex-A57 parts up to r1p2.

	  Affected Cortex-A57 parts might deadlock when exclusive load/store
	  instructions to Write-Back memory are mixed with Device loads.

	  The workaround is to promote device loads to use Load-Acquire
	  semantics.
	  Please note that this does not necessarily enable the workaround,
	  as it depends on the alternative framework, which will only patch
	  the kernel if an affected CPU is detected.

	  If unsure, say Y.

endmenu


306 307 308 309 310 311 312 313 314 315 316
choice
	prompt "Page size"
	default ARM64_4K_PAGES
	help
	  Page size (translation granule) configuration.

config ARM64_4K_PAGES
	bool "4KB"
	help
	  This feature enables 4KB pages support.

C
Catalin Marinas 已提交
317
config ARM64_64K_PAGES
318
	bool "64KB"
C
Catalin Marinas 已提交
319 320 321 322 323 324
	help
	  This feature enables 64KB pages support (4KB by default)
	  allowing only two levels of page tables and faster TLB
	  look-up. AArch32 emulation is not available when this feature
	  is enabled.

325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343
endchoice

choice
	prompt "Virtual address space size"
	default ARM64_VA_BITS_39 if ARM64_4K_PAGES
	default ARM64_VA_BITS_42 if ARM64_64K_PAGES
	help
	  Allows choosing one of multiple possible virtual address
	  space sizes. The level of translation table is determined by
	  a combination of page size and virtual address space size.

config ARM64_VA_BITS_39
	bool "39-bit"
	depends on ARM64_4K_PAGES

config ARM64_VA_BITS_42
	bool "42-bit"
	depends on ARM64_64K_PAGES

344 345
config ARM64_VA_BITS_48
	bool "48-bit"
346
	depends on !ARM_SMMU
347

348 349 350 351 352 353
endchoice

config ARM64_VA_BITS
	int
	default 39 if ARM64_VA_BITS_39
	default 42 if ARM64_VA_BITS_42
354
	default 48 if ARM64_VA_BITS_48
355

356 357 358
config ARM64_PGTABLE_LEVELS
	int
	default 2 if ARM64_64K_PAGES && ARM64_VA_BITS_42
359
	default 3 if ARM64_64K_PAGES && ARM64_VA_BITS_48
360 361
	default 3 if ARM64_4K_PAGES && ARM64_VA_BITS_39
	default 4 if ARM64_4K_PAGES && ARM64_VA_BITS_48
362

363 364 365 366 367
config CPU_BIG_ENDIAN
       bool "Build big-endian kernel"
       help
         Say Y if you plan on running a kernel in big-endian mode.

C
Catalin Marinas 已提交
368 369 370 371 372 373 374 375 376 377 378 379 380
config SMP
	bool "Symmetric Multi-Processing"
	help
	  This enables support for systems with more than one CPU.  If
	  you say N here, the kernel will run on single and
	  multiprocessor machines, but will use only one CPU of a
	  multiprocessor machine. If you say Y here, the kernel will run
	  on many, but not all, single processor machines. On a single
	  processor machine, the kernel will run faster if you say N
	  here.

	  If you don't know what to do here, say N.

381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396
config SCHED_MC
	bool "Multi-core scheduler support"
	depends on SMP
	help
	  Multi-core scheduler support improves the CPU scheduler's decision
	  making when dealing with multi-core CPU chips at a cost of slightly
	  increased overhead in some places. If unsure say N here.

config SCHED_SMT
	bool "SMT scheduler support"
	depends on SMP
	help
	  Improves the CPU scheduler's decision making when dealing with
	  MultiThreading at a cost of slightly increased overhead in some
	  places. If unsure say N here.

C
Catalin Marinas 已提交
397
config NR_CPUS
398 399
	int "Maximum number of CPUs (2-64)"
	range 2 64
C
Catalin Marinas 已提交
400
	depends on SMP
401
	# These have to remain sorted largest to smallest
402
	default "64"
C
Catalin Marinas 已提交
403

404 405 406 407 408 409 410
config HOTPLUG_CPU
	bool "Support for hot-pluggable CPUs"
	depends on SMP
	help
	  Say Y here to experiment with turning CPUs off and on.  CPUs
	  can be controlled through /sys/devices/system/cpu.

C
Catalin Marinas 已提交
411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440
source kernel/Kconfig.preempt

config HZ
	int
	default 100

config ARCH_HAS_HOLES_MEMORYMODEL
	def_bool y if SPARSEMEM

config ARCH_SPARSEMEM_ENABLE
	def_bool y
	select SPARSEMEM_VMEMMAP_ENABLE

config ARCH_SPARSEMEM_DEFAULT
	def_bool ARCH_SPARSEMEM_ENABLE

config ARCH_SELECT_MEMORY_MODEL
	def_bool ARCH_SPARSEMEM_ENABLE

config HAVE_ARCH_PFN_VALID
	def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM

config HW_PERF_EVENTS
	bool "Enable hardware performance counter support for perf events"
	depends on PERF_EVENTS
	default y
	help
	  Enable hardware performance counter support for perf events. If
	  disabled, perf events will use software events only.

S
Steve Capper 已提交
441 442 443 444 445 446 447 448 449
config SYS_SUPPORTS_HUGETLBFS
	def_bool y

config ARCH_WANT_GENERAL_HUGETLB
	def_bool y

config ARCH_WANT_HUGE_PMD_SHARE
	def_bool y if !ARM64_64K_PAGES

S
Steve Capper 已提交
450 451 452
config HAVE_ARCH_TRANSPARENT_HUGEPAGE
	def_bool y

453 454 455
config ARCH_HAS_CACHE_LINE_SIZE
	def_bool y

C
Catalin Marinas 已提交
456 457
source "mm/Kconfig"

458 459 460 461 462
config XEN_DOM0
	def_bool y
	depends on XEN

config XEN
463
	bool "Xen guest support on ARM64"
464
	depends on ARM64 && OF
465
	select SWIOTLB_XEN
466 467 468
	help
	  Say Y if you want to run Linux in a Virtual Machine on Xen on ARM64.

469 470 471 472 473
config FORCE_MAX_ZONEORDER
	int
	default "14" if (ARM64_64K_PAGES && TRANSPARENT_HUGEPAGE)
	default "11"

474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525
menuconfig ARMV8_DEPRECATED
	bool "Emulate deprecated/obsolete ARMv8 instructions"
	depends on COMPAT
	help
	  Legacy software support may require certain instructions
	  that have been deprecated or obsoleted in the architecture.

	  Enable this config to enable selective emulation of these
	  features.

	  If unsure, say Y

if ARMV8_DEPRECATED

config SWP_EMULATION
	bool "Emulate SWP/SWPB instructions"
	help
	  ARMv8 obsoletes the use of A32 SWP/SWPB instructions such that
	  they are always undefined. Say Y here to enable software
	  emulation of these instructions for userspace using LDXR/STXR.

	  In some older versions of glibc [<=2.8] SWP is used during futex
	  trylock() operations with the assumption that the code will not
	  be preempted. This invalid assumption may be more likely to fail
	  with SWP emulation enabled, leading to deadlock of the user
	  application.

	  NOTE: when accessing uncached shared regions, LDXR/STXR rely
	  on an external transaction monitoring block called a global
	  monitor to maintain update atomicity. If your system does not
	  implement a global monitor, this option can cause programs that
	  perform SWP operations to uncached memory to deadlock.

	  If unsure, say Y

config CP15_BARRIER_EMULATION
	bool "Emulate CP15 Barrier instructions"
	help
	  The CP15 barrier instructions - CP15ISB, CP15DSB, and
	  CP15DMB - are deprecated in ARMv8 (and ARMv7). It is
	  strongly recommended to use the ISB, DSB, and DMB
	  instructions instead.

	  Say Y here to enable software emulation of these
	  instructions for AArch32 userspace code. When this option is
	  enabled, CP15 barrier usage is traced which can help
	  identify software that needs updating.

	  If unsure, say Y

endif

C
Catalin Marinas 已提交
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545
endmenu

menu "Boot options"

config CMDLINE
	string "Default kernel command string"
	default ""
	help
	  Provide a set of default command-line options at build time by
	  entering them here. As a minimum, you should specify the the
	  root device (e.g. root=/dev/nfs).

config CMDLINE_FORCE
	bool "Always use the default kernel command string"
	help
	  Always use the default kernel command string, even if the boot
	  loader passes other arguments to the kernel.
	  This is useful if you cannot or don't want to change the
	  command-line options your boot loader passes to the kernel.

546 547 548
config EFI_STUB
	bool

M
Mark Salter 已提交
549 550 551 552 553 554
config EFI
	bool "UEFI runtime support"
	depends on OF && !CPU_BIG_ENDIAN
	select LIBFDT
	select UCS2_STRING
	select EFI_PARAMS_FROM_FDT
555
	select EFI_RUNTIME_WRAPPERS
556 557
	select EFI_STUB
	select EFI_ARMSTUB
M
Mark Salter 已提交
558 559 560 561
	default y
	help
	  This option provides support for runtime services provided
	  by UEFI firmware (such as non-volatile variables, realtime
M
Mark Salter 已提交
562 563 564
          clock, and platform reset). A UEFI stub is also provided to
	  allow the kernel to be booted as an EFI application. This
	  is only useful on systems that have UEFI firmware.
M
Mark Salter 已提交
565

Y
Yi Li 已提交
566 567 568 569 570 571 572 573 574 575 576
config DMI
	bool "Enable support for SMBIOS (DMI) tables"
	depends on EFI
	default y
	help
	  This enables SMBIOS/DMI feature for systems.

	  This option is only useful on systems that have UEFI firmware.
	  However, even with this option, the resultant kernel should
	  continue to boot on existing non-UEFI platforms.

C
Catalin Marinas 已提交
577 578 579 580 581 582 583 584 585 586
endmenu

menu "Userspace binary formats"

source "fs/Kconfig.binfmt"

config COMPAT
	bool "Kernel support for 32-bit EL0"
	depends on !ARM64_64K_PAGES
	select COMPAT_BINFMT_ELF
587
	select HAVE_UID16
588
	select OLD_SIGSUSPEND3
589
	select COMPAT_OLD_SIGACTION
C
Catalin Marinas 已提交
590 591 592 593 594 595 596 597 598 599 600 601 602 603
	help
	  This option enables support for a 32-bit EL0 running under a 64-bit
	  kernel at EL1. AArch32-specific components such as system calls,
	  the user helper functions, VFP support and the ptrace interface are
	  handled appropriately by the kernel.

	  If you want to execute 32-bit userspace applications, say Y.

config SYSVIPC_COMPAT
	def_bool y
	depends on COMPAT && SYSVIPC

endmenu

604 605 606 607 608 609 610 611 612 613 614 615
menu "Power management options"

source "kernel/power/Kconfig"

config ARCH_SUSPEND_POSSIBLE
	def_bool y

config ARM64_CPU_SUSPEND
	def_bool PM_SLEEP

endmenu

616 617 618 619
menu "CPU Power Management"

source "drivers/cpuidle/Kconfig"

620 621 622 623
source "drivers/cpufreq/Kconfig"

endmenu

C
Catalin Marinas 已提交
624 625 626 627
source "net/Kconfig"

source "drivers/Kconfig"

M
Mark Salter 已提交
628 629
source "drivers/firmware/Kconfig"

C
Catalin Marinas 已提交
630 631
source "fs/Kconfig"

M
Marc Zyngier 已提交
632 633
source "arch/arm64/kvm/Kconfig"

C
Catalin Marinas 已提交
634 635 636 637 638
source "arch/arm64/Kconfig.debug"

source "security/Kconfig"

source "crypto/Kconfig"
639 640 641
if CRYPTO
source "arch/arm64/crypto/Kconfig"
endif
C
Catalin Marinas 已提交
642 643

source "lib/Kconfig"