intel_ringbuffer.h 19.9 KB
Newer Older
1 2 3
#ifndef _INTEL_RINGBUFFER_H_
#define _INTEL_RINGBUFFER_H_

4
#include <linux/hashtable.h>
5
#include "i915_gem_batch_pool.h"
6
#include "i915_gem_request.h"
7 8 9

#define I915_CMD_HASH_ORDER 9

10 11 12 13 14 15
/* Early gen2 devices have a cacheline of just 32 bytes, using 64 is overkill,
 * but keeps the logic simple. Indeed, the whole purpose of this macro is just
 * to give some inclination as to some of the magic values used in the various
 * workarounds!
 */
#define CACHELINE_BYTES 64
16
#define CACHELINE_DWORDS (CACHELINE_BYTES / sizeof(uint32_t))
17

18 19 20 21 22 23 24 25 26 27 28
/*
 * Gen2 BSpec "1. Programming Environment" / 1.4.4.6 "Ring Buffer Use"
 * Gen3 BSpec "vol1c Memory Interface Functions" / 2.3.4.5 "Ring Buffer Use"
 * Gen4+ BSpec "vol1c Memory Interface and Command Stream" / 5.3.4.5 "Ring Buffer Use"
 *
 * "If the Ring Buffer Head Pointer and the Tail Pointer are on the same
 * cacheline, the Head Pointer must not be greater than the Tail
 * Pointer."
 */
#define I915_RING_FREE_SPACE 64

29 30 31 32
struct intel_hw_status_page {
	struct i915_vma *vma;
	u32 *page_addr;
	u32 ggtt_offset;
33 34
};

35 36
#define I915_READ_TAIL(engine) I915_READ(RING_TAIL((engine)->mmio_base))
#define I915_WRITE_TAIL(engine, val) I915_WRITE(RING_TAIL((engine)->mmio_base), val)
37

38 39
#define I915_READ_START(engine) I915_READ(RING_START((engine)->mmio_base))
#define I915_WRITE_START(engine, val) I915_WRITE(RING_START((engine)->mmio_base), val)
40

41 42
#define I915_READ_HEAD(engine)  I915_READ(RING_HEAD((engine)->mmio_base))
#define I915_WRITE_HEAD(engine, val) I915_WRITE(RING_HEAD((engine)->mmio_base), val)
43

44 45
#define I915_READ_CTL(engine) I915_READ(RING_CTL((engine)->mmio_base))
#define I915_WRITE_CTL(engine, val) I915_WRITE(RING_CTL((engine)->mmio_base), val)
46

47 48
#define I915_READ_IMR(engine) I915_READ(RING_IMR((engine)->mmio_base))
#define I915_WRITE_IMR(engine, val) I915_WRITE(RING_IMR((engine)->mmio_base), val)
49

50 51
#define I915_READ_MODE(engine) I915_READ(RING_MI_MODE((engine)->mmio_base))
#define I915_WRITE_MODE(engine, val) I915_WRITE(RING_MI_MODE((engine)->mmio_base), val)
52

53 54 55
/* seqno size is actually only a uint32, but since we plan to use MI_FLUSH_DW to
 * do the writes, and that must have qw aligned offsets, simply pretend it's 8b.
 */
56 57 58
#define gen8_semaphore_seqno_size sizeof(uint64_t)
#define GEN8_SEMAPHORE_OFFSET(__from, __to)			     \
	(((__from) * I915_NUM_ENGINES  + (__to)) * gen8_semaphore_seqno_size)
59
#define GEN8_SIGNAL_OFFSET(__ring, to)			     \
60
	(dev_priv->semaphore->node.start + \
61
	 GEN8_SEMAPHORE_OFFSET((__ring)->id, (to)))
62
#define GEN8_WAIT_OFFSET(__ring, from)			     \
63
	(dev_priv->semaphore->node.start + \
64
	 GEN8_SEMAPHORE_OFFSET(from, (__ring)->id))
65

66
enum intel_engine_hangcheck_action {
67
	HANGCHECK_IDLE = 0,
68 69 70 71 72
	HANGCHECK_WAIT,
	HANGCHECK_ACTIVE,
	HANGCHECK_KICK,
	HANGCHECK_HUNG,
};
73

74 75
#define HANGCHECK_SCORE_RING_HUNG 31

76 77 78 79 80 81 82 83
struct intel_instdone {
	u32 instdone;
	/* The following exist only in the RCS engine */
	u32 slice_common;
	u32 sampler;
	u32 row;
};

84
struct intel_engine_hangcheck {
85
	u64 acthd;
86
	u32 seqno;
87
	int score;
88
	enum intel_engine_hangcheck_action action;
89
	int deadlock;
90
	struct intel_instdone instdone;
91 92
};

93
struct intel_ring {
94
	struct i915_vma *vma;
95
	void *vaddr;
96

97
	struct intel_engine_cs *engine;
98

99 100
	struct list_head request_list;

101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117
	u32 head;
	u32 tail;
	int space;
	int size;
	int effective_size;

	/** We track the position of the requests in the ring buffer, and
	 * when each is retired we increment last_retired_head as the GPU
	 * must have finished processing the request and so we know we
	 * can advance the ringbuffer up to that position.
	 *
	 * last_retired_head is set to -1 after the value is consumed so
	 * we can detect new retirements.
	 */
	u32 last_retired_head;
};

118
struct i915_gem_context;
119
struct drm_i915_reg_table;
120

121 122 123 124 125 126 127 128 129 130 131
/*
 * we use a single page to load ctx workarounds so all of these
 * values are referred in terms of dwords
 *
 * struct i915_wa_ctx_bb:
 *  offset: specifies batch starting position, also helpful in case
 *    if we want to have multiple batches at different offsets based on
 *    some criteria. It is not a requirement at the moment but provides
 *    an option for future use.
 *  size: size of the batch in DWORDS
 */
132
struct i915_ctx_workarounds {
133 134 135 136
	struct i915_wa_ctx_bb {
		u32 offset;
		u32 size;
	} indirect_ctx, per_ctx;
137
	struct i915_vma *vma;
138 139
};

140 141
struct drm_i915_gem_request;

142 143
struct intel_engine_cs {
	struct drm_i915_private *i915;
144
	const char	*name;
145
	enum intel_engine_id {
146
		RCS = 0,
147
		BCS,
148 149 150
		VCS,
		VCS2,	/* Keep instances of the same type engine together. */
		VECS
151
	} id;
152
#define I915_NUM_ENGINES 5
153
#define _VCS(n) (VCS + (n))
154
	unsigned int exec_id;
155 156 157 158 159 160 161 162
	enum intel_engine_hw_id {
		RCS_HW = 0,
		VCS_HW,
		BCS_HW,
		VECS_HW,
		VCS2_HW
	} hw_id;
	enum intel_engine_hw_id guc_id; /* XXX same as hw_id? */
163
	u64 fence_context;
164
	u32		mmio_base;
165
	unsigned int irq_shift;
166
	struct intel_ring *buffer;
167

168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184
	/* Rather than have every client wait upon all user interrupts,
	 * with the herd waking after every interrupt and each doing the
	 * heavyweight seqno dance, we delegate the task (of being the
	 * bottom-half of the user interrupt) to the first client. After
	 * every interrupt, we wake up one client, who does the heavyweight
	 * coherent seqno read and either goes back to sleep (if incomplete),
	 * or wakes up all the completed clients in parallel, before then
	 * transferring the bottom-half status to the next client in the queue.
	 *
	 * Compared to walking the entire list of waiters in a single dedicated
	 * bottom-half, we reduce the latency of the first waiter by avoiding
	 * a context switch, but incur additional coherent seqno reads when
	 * following the chain of request breadcrumbs. Since it is most likely
	 * that we have a single client waiting on each seqno, then reducing
	 * the overhead of waking that client is much preferred.
	 */
	struct intel_breadcrumbs {
185
		struct task_struct __rcu *irq_seqno_bh; /* bh for interrupts */
186 187
		bool irq_posted;

188 189
		spinlock_t lock; /* protects the lists of requests */
		struct rb_root waiters; /* sorted by retirement, priority */
190
		struct rb_root signals; /* sorted by retirement */
191
		struct intel_wait *first_wait; /* oldest waiter by retirement */
192
		struct task_struct *signaler; /* used for fence signalling */
193
		struct drm_i915_gem_request *first_signal;
194
		struct timer_list fake_irq; /* used after a missed interrupt */
195 196 197
		struct timer_list hangcheck; /* detect missed interrupts */

		unsigned long timeout;
198 199 200

		bool irq_enabled : 1;
		bool rpm_wakelock : 1;
201 202
	} breadcrumbs;

203 204 205 206 207 208 209
	/*
	 * A pool of objects to use as shadow copies of client batch buffers
	 * when the command parser is enabled. Prevents the client from
	 * modifying the batch contents after software parsing.
	 */
	struct i915_gem_batch_pool batch_pool;

210
	struct intel_hw_status_page status_page;
211
	struct i915_ctx_workarounds wa_ctx;
212
	struct i915_vma *scratch;
213

214 215
	u32             irq_keep_mask; /* always keep these interrupts */
	u32		irq_enable_mask; /* bitmask to enable ring interrupt */
216 217
	void		(*irq_enable)(struct intel_engine_cs *engine);
	void		(*irq_disable)(struct intel_engine_cs *engine);
218

219
	int		(*init_hw)(struct intel_engine_cs *engine);
220 221
	void		(*reset_hw)(struct intel_engine_cs *engine,
				    struct drm_i915_gem_request *req);
222

223
	int		(*init_context)(struct drm_i915_gem_request *req);
224

225 226 227 228 229 230 231 232 233 234 235 236
	int		(*emit_flush)(struct drm_i915_gem_request *request,
				      u32 mode);
#define EMIT_INVALIDATE	BIT(0)
#define EMIT_FLUSH	BIT(1)
#define EMIT_BARRIER	(EMIT_INVALIDATE | EMIT_FLUSH)
	int		(*emit_bb_start)(struct drm_i915_gem_request *req,
					 u64 offset, u32 length,
					 unsigned int dispatch_flags);
#define I915_DISPATCH_SECURE BIT(0)
#define I915_DISPATCH_PINNED BIT(1)
#define I915_DISPATCH_RS     BIT(2)
	int		(*emit_request)(struct drm_i915_gem_request *req);
237 238 239 240 241 242 243

	/* Pass the request to the hardware queue (e.g. directly into
	 * the legacy ringbuffer or to the end of an execlist).
	 *
	 * This is called from an atomic context with irqs disabled; must
	 * be irq safe.
	 */
244
	void		(*submit_request)(struct drm_i915_gem_request *req);
245

246 247 248 249 250 251
	/* Some chipsets are not quite as coherent as advertised and need
	 * an expensive kick to force a true read of the up-to-date seqno.
	 * However, the up-to-date seqno is not always required and the last
	 * seen value is good enough. Note that the seqno will always be
	 * monotonic, even if not coherent.
	 */
252 253
	void		(*irq_seqno_barrier)(struct intel_engine_cs *engine);
	void		(*cleanup)(struct intel_engine_cs *engine);
254

255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291
	/* GEN8 signal/wait table - never trust comments!
	 *	  signal to	signal to    signal to   signal to      signal to
	 *	    RCS		   VCS          BCS        VECS		 VCS2
	 *      --------------------------------------------------------------------
	 *  RCS | NOP (0x00) | VCS (0x08) | BCS (0x10) | VECS (0x18) | VCS2 (0x20) |
	 *	|-------------------------------------------------------------------
	 *  VCS | RCS (0x28) | NOP (0x30) | BCS (0x38) | VECS (0x40) | VCS2 (0x48) |
	 *	|-------------------------------------------------------------------
	 *  BCS | RCS (0x50) | VCS (0x58) | NOP (0x60) | VECS (0x68) | VCS2 (0x70) |
	 *	|-------------------------------------------------------------------
	 * VECS | RCS (0x78) | VCS (0x80) | BCS (0x88) |  NOP (0x90) | VCS2 (0x98) |
	 *	|-------------------------------------------------------------------
	 * VCS2 | RCS (0xa0) | VCS (0xa8) | BCS (0xb0) | VECS (0xb8) | NOP  (0xc0) |
	 *	|-------------------------------------------------------------------
	 *
	 * Generalization:
	 *  f(x, y) := (x->id * NUM_RINGS * seqno_size) + (seqno_size * y->id)
	 *  ie. transpose of g(x, y)
	 *
	 *	 sync from	sync from    sync from    sync from	sync from
	 *	    RCS		   VCS          BCS        VECS		 VCS2
	 *      --------------------------------------------------------------------
	 *  RCS | NOP (0x00) | VCS (0x28) | BCS (0x50) | VECS (0x78) | VCS2 (0xa0) |
	 *	|-------------------------------------------------------------------
	 *  VCS | RCS (0x08) | NOP (0x30) | BCS (0x58) | VECS (0x80) | VCS2 (0xa8) |
	 *	|-------------------------------------------------------------------
	 *  BCS | RCS (0x10) | VCS (0x38) | NOP (0x60) | VECS (0x88) | VCS2 (0xb0) |
	 *	|-------------------------------------------------------------------
	 * VECS | RCS (0x18) | VCS (0x40) | BCS (0x68) |  NOP (0x90) | VCS2 (0xb8) |
	 *	|-------------------------------------------------------------------
	 * VCS2 | RCS (0x20) | VCS (0x48) | BCS (0x70) | VECS (0x98) |  NOP (0xc0) |
	 *	|-------------------------------------------------------------------
	 *
	 * Generalization:
	 *  g(x, y) := (y->id * NUM_RINGS * seqno_size) + (seqno_size * x->id)
	 *  ie. transpose of f(x, y)
	 */
292
	struct {
293
		u32	sync_seqno[I915_NUM_ENGINES-1];
294

295
		union {
296 297 298
#define GEN6_SEMAPHORE_LAST	VECS_HW
#define GEN6_NUM_SEMAPHORES	(GEN6_SEMAPHORE_LAST + 1)
#define GEN6_SEMAPHORES_MASK	GENMASK(GEN6_SEMAPHORE_LAST, 0)
299 300
			struct {
				/* our mbox written by others */
301
				u32		wait[GEN6_NUM_SEMAPHORES];
302
				/* mboxes this ring signals to */
303
				i915_reg_t	signal[GEN6_NUM_SEMAPHORES];
304
			} mbox;
305
			u64		signal_ggtt[I915_NUM_ENGINES];
306
		};
307 308

		/* AKA wait() */
309 310 311
		int	(*sync_to)(struct drm_i915_gem_request *req,
				   struct drm_i915_gem_request *signal);
		int	(*signal)(struct drm_i915_gem_request *req);
312
	} semaphore;
313

314
	/* Execlists */
315 316
	struct tasklet_struct irq_tasklet;
	spinlock_t execlist_lock; /* used inside tasklet, use spin_lock_bh */
317 318 319 320
	struct execlist_port {
		struct drm_i915_gem_request *request;
		unsigned int count;
	} execlist_port[2];
321
	struct list_head execlist_queue;
322
	unsigned int fw_domains;
323
	bool disable_lite_restore_wa;
324
	bool preempt_wa;
325
	u32 ctx_desc_template;
326

327 328 329 330 331 332
	/**
	 * List of breadcrumbs associated with GPU requests currently
	 * outstanding.
	 */
	struct list_head request_list;

333 334 335 336 337 338 339
	/**
	 * Seqno of request most recently submitted to request_list.
	 * Used exclusively by hang checker to avoid grabbing lock while
	 * inspecting request list.
	 */
	u32 last_submitted_seqno;

340 341
	/* An RCU guarded pointer to the last request. No reference is
	 * held to the request, users must carefully acquire a reference to
342
	 * the request using i915_gem_active_get_rcu(), or hold the
343 344 345 346
	 * struct_mutex.
	 */
	struct i915_gem_active last_request;

347
	struct i915_gem_context *last_context;
348

349
	struct intel_engine_hangcheck hangcheck;
350

351 352
	bool needs_cmd_parser;

353
	/*
354
	 * Table of commands the command parser needs to know about
355
	 * for this engine.
356
	 */
357
	DECLARE_HASHTABLE(cmd_hash, I915_CMD_HASH_ORDER);
358 359 360 361

	/*
	 * Table of registers allowed in commands that read/write registers.
	 */
362 363
	const struct drm_i915_reg_table *reg_tables;
	int reg_table_count;
364 365 366 367 368

	/*
	 * Returns the bitmask for the length field of the specified command.
	 * Return 0 for an unrecognized/invalid command.
	 *
369
	 * If the command parser finds an entry for a command in the engine's
370
	 * cmd_tables, it gets the command's length based on the table entry.
371 372 373
	 * If not, it calls this function to determine the per-engine length
	 * field encoding for the command (i.e. different opcode ranges use
	 * certain bits to encode the command length in the header).
374 375
	 */
	u32 (*get_cmd_length_mask)(u32 cmd_header);
376 377
};

378
static inline bool
379
intel_engine_initialized(const struct intel_engine_cs *engine)
380
{
381
	return engine->i915 != NULL;
382
}
383

384
static inline unsigned
385
intel_engine_flag(const struct intel_engine_cs *engine)
386
{
387
	return 1 << engine->id;
388 389
}

390
static inline u32
391 392
intel_engine_sync_index(struct intel_engine_cs *engine,
			struct intel_engine_cs *other)
393 394 395 396
{
	int idx;

	/*
R
Rodrigo Vivi 已提交
397 398 399 400 401
	 * rcs -> 0 = vcs, 1 = bcs, 2 = vecs, 3 = vcs2;
	 * vcs -> 0 = bcs, 1 = vecs, 2 = vcs2, 3 = rcs;
	 * bcs -> 0 = vecs, 1 = vcs2. 2 = rcs, 3 = vcs;
	 * vecs -> 0 = vcs2, 1 = rcs, 2 = vcs, 3 = bcs;
	 * vcs2 -> 0 = rcs, 1 = vcs, 2 = bcs, 3 = vecs;
402 403
	 */

404
	idx = (other - engine) - 1;
405
	if (idx < 0)
406
		idx += I915_NUM_ENGINES;
407 408 409 410

	return idx;
}

411
static inline void
412
intel_flush_status_page(struct intel_engine_cs *engine, int reg)
413
{
414 415 416
	mb();
	clflush(&engine->status_page.page_addr[reg]);
	mb();
417 418
}

419
static inline u32
420
intel_read_status_page(struct intel_engine_cs *engine, int reg)
421
{
422
	/* Ensure that the compiler doesn't optimize away the load. */
423
	return READ_ONCE(engine->status_page.page_addr[reg]);
424 425
}

M
Mika Kuoppala 已提交
426
static inline void
427
intel_write_status_page(struct intel_engine_cs *engine,
M
Mika Kuoppala 已提交
428 429
			int reg, u32 value)
{
430
	engine->status_page.page_addr[reg] = value;
M
Mika Kuoppala 已提交
431 432
}

433
/*
C
Chris Wilson 已提交
434 435 436 437 438 439 440 441 442 443 444
 * Reads a dword out of the status page, which is written to from the command
 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
 * MI_STORE_DATA_IMM.
 *
 * The following dwords have a reserved meaning:
 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
 * 0x04: ring 0 head pointer
 * 0x05: ring 1 head pointer (915-class)
 * 0x06: ring 2 head pointer (915-class)
 * 0x10-0x1b: Context status DWords (GM45)
 * 0x1f: Last written status offset. (GM45)
445
 * 0x20-0x2f: Reserved (Gen6+)
C
Chris Wilson 已提交
446
 *
447
 * The area from dword 0x30 to 0x3ff is available for driver usage.
C
Chris Wilson 已提交
448
 */
449
#define I915_GEM_HWS_INDEX		0x30
450
#define I915_GEM_HWS_INDEX_ADDR (I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT)
451
#define I915_GEM_HWS_SCRATCH_INDEX	0x40
452
#define I915_GEM_HWS_SCRATCH_ADDR (I915_GEM_HWS_SCRATCH_INDEX << MI_STORE_DWORD_INDEX_SHIFT)
C
Chris Wilson 已提交
453

454 455
struct intel_ring *
intel_engine_create_ring(struct intel_engine_cs *engine, int size);
456 457
int intel_ring_pin(struct intel_ring *ring);
void intel_ring_unpin(struct intel_ring *ring);
458
void intel_ring_free(struct intel_ring *ring);
459

460 461
void intel_engine_stop(struct intel_engine_cs *engine);
void intel_engine_cleanup(struct intel_engine_cs *engine);
462

463 464
void intel_legacy_submission_resume(struct drm_i915_private *dev_priv);

465 466
int intel_ring_alloc_request_extras(struct drm_i915_gem_request *request);

467
int __must_check intel_ring_begin(struct drm_i915_gem_request *req, int n);
468
int __must_check intel_ring_cacheline_align(struct drm_i915_gem_request *req);
469

470
static inline void intel_ring_emit(struct intel_ring *ring, u32 data)
471
{
472 473
	*(uint32_t *)(ring->vaddr + ring->tail) = data;
	ring->tail += 4;
474 475
}

476
static inline void intel_ring_emit_reg(struct intel_ring *ring, i915_reg_t reg)
477
{
478
	intel_ring_emit(ring, i915_mmio_reg_offset(reg));
479
}
480

481
static inline void intel_ring_advance(struct intel_ring *ring)
482
{
483 484 485 486 487 488 489
	/* Dummy function.
	 *
	 * This serves as a placeholder in the code so that the reader
	 * can compare against the preceding intel_ring_begin() and
	 * check that the number of dwords emitted matches the space
	 * reserved for the command packet (i.e. the value passed to
	 * intel_ring_begin()).
490
	 */
491 492 493 494 495 496
}

static inline u32 intel_ring_offset(struct intel_ring *ring, u32 value)
{
	/* Don't write ring->size (equivalent to 0) as that hangs some GPUs. */
	return value & (ring->size - 1);
497
}
498

499
int __intel_ring_space(int head, int tail, int size);
500
void intel_ring_update_space(struct intel_ring *ring);
501

502
void intel_engine_init_seqno(struct intel_engine_cs *engine, u32 seqno);
503
void intel_engine_reset_irq(struct intel_engine_cs *engine);
504

505 506
void intel_engine_setup_common(struct intel_engine_cs *engine);
int intel_engine_init_common(struct intel_engine_cs *engine);
507
int intel_engine_create_scratch(struct intel_engine_cs *engine, int size);
508
void intel_engine_cleanup_common(struct intel_engine_cs *engine);
509

510
static inline int intel_engine_idle(struct intel_engine_cs *engine,
511
				    unsigned int flags)
512 513 514
{
	/* Wait upon the last request to be completed */
	return i915_gem_active_wait_unlocked(&engine->last_request,
515
					     flags, NULL, NULL);
516 517
}

518 519 520 521 522
int intel_init_render_ring_buffer(struct intel_engine_cs *engine);
int intel_init_bsd_ring_buffer(struct intel_engine_cs *engine);
int intel_init_bsd2_ring_buffer(struct intel_engine_cs *engine);
int intel_init_blt_ring_buffer(struct intel_engine_cs *engine);
int intel_init_vebox_ring_buffer(struct intel_engine_cs *engine);
523

524
u64 intel_engine_get_active_head(struct intel_engine_cs *engine);
525 526 527 528
static inline u32 intel_engine_get_seqno(struct intel_engine_cs *engine)
{
	return intel_read_status_page(engine, I915_GEM_HWS_INDEX);
}
529

530
int init_workarounds_ring(struct intel_engine_cs *engine);
531

532 533 534
/*
 * Arbitrary size for largest possible 'add request' sequence. The code paths
 * are complex and variable. Empirical measurement shows that the worst case
535 536 537
 * is BDW at 192 bytes (6 + 6 + 36 dwords), then ILK at 136 bytes. However,
 * we need to allocate double the largest single packet within that emission
 * to account for tail wraparound (so 6 + 6 + 72 dwords for BDW).
538
 */
539
#define MIN_SPACE_FOR_ADD_REQUEST 336
540

541 542
static inline u32 intel_hws_seqno_address(struct intel_engine_cs *engine)
{
543
	return engine->status_page.ggtt_offset + I915_GEM_HWS_INDEX_ADDR;
544 545
}

546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563
/* intel_breadcrumbs.c -- user interrupt bottom-half for waiters */
int intel_engine_init_breadcrumbs(struct intel_engine_cs *engine);

static inline void intel_wait_init(struct intel_wait *wait, u32 seqno)
{
	wait->tsk = current;
	wait->seqno = seqno;
}

static inline bool intel_wait_complete(const struct intel_wait *wait)
{
	return RB_EMPTY_NODE(&wait->node);
}

bool intel_engine_add_wait(struct intel_engine_cs *engine,
			   struct intel_wait *wait);
void intel_engine_remove_wait(struct intel_engine_cs *engine,
			      struct intel_wait *wait);
564
void intel_engine_enable_signaling(struct drm_i915_gem_request *request);
565

566
static inline bool intel_engine_has_waiter(const struct intel_engine_cs *engine)
567
{
568
	return rcu_access_pointer(engine->breadcrumbs.irq_seqno_bh);
569 570
}

571
static inline bool intel_engine_wakeup(const struct intel_engine_cs *engine)
572 573
{
	bool wakeup = false;
574

575
	/* Note that for this not to dangerously chase a dangling pointer,
576
	 * we must hold the rcu_read_lock here.
577 578 579 580 581
	 *
	 * Also note that tsk is likely to be in !TASK_RUNNING state so an
	 * early test for tsk->state != TASK_RUNNING before wake_up_process()
	 * is unlikely to be beneficial.
	 */
582 583 584 585 586 587 588 589 590 591
	if (intel_engine_has_waiter(engine)) {
		struct task_struct *tsk;

		rcu_read_lock();
		tsk = rcu_dereference(engine->breadcrumbs.irq_seqno_bh);
		if (tsk)
			wakeup = wake_up_process(tsk);
		rcu_read_unlock();
	}

592 593 594 595 596
	return wakeup;
}

void intel_engine_fini_breadcrumbs(struct intel_engine_cs *engine);
unsigned int intel_kick_waiters(struct drm_i915_private *i915);
597
unsigned int intel_kick_signalers(struct drm_i915_private *i915);
598

599 600 601 602 603
static inline bool intel_engine_is_active(struct intel_engine_cs *engine)
{
	return i915_gem_active_isset(&engine->last_request);
}

604
#endif /* _INTEL_RINGBUFFER_H_ */