trans.c 65.5 KB
Newer Older
1 2 3 4 5 6 7
/******************************************************************************
 *
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE SUMMARY
 *
8
 * Copyright(c) 2007 - 2014 Intel Corporation. All rights reserved.
9
 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
 * USA
 *
 * The full GNU General Public License is included in this distribution
26
 * in the file called COPYING.
27 28 29 30 31 32 33
 *
 * Contact Information:
 *  Intel Linux Wireless <ilw@linux.intel.com>
 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
 *
 * BSD LICENSE
 *
34
 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
35
 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *  * Neither the name Intel Corporation nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *****************************************************************************/
65 66
#include <linux/pci.h>
#include <linux/pci-aspm.h>
67
#include <linux/interrupt.h>
68
#include <linux/debugfs.h>
69
#include <linux/sched.h>
70 71
#include <linux/bitops.h>
#include <linux/gfp.h>
72
#include <linux/vmalloc.h>
73

74
#include "iwl-drv.h"
75
#include "iwl-trans.h"
76 77
#include "iwl-csr.h"
#include "iwl-prph.h"
78
#include "iwl-agn-hw.h"
79
#include "iwl-fw-error-dump.h"
80
#include "internal.h"
81
#include "iwl-fh.h"
82

83 84 85 86
/* extended range in FW SRAM */
#define IWL_FW_MEM_EXTENDED_START	0x40000
#define IWL_FW_MEM_EXTENDED_END		0x57FFF

87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140
static void iwl_pcie_free_fw_monitor(struct iwl_trans *trans)
{
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);

	if (!trans_pcie->fw_mon_page)
		return;

	dma_unmap_page(trans->dev, trans_pcie->fw_mon_phys,
		       trans_pcie->fw_mon_size, DMA_FROM_DEVICE);
	__free_pages(trans_pcie->fw_mon_page,
		     get_order(trans_pcie->fw_mon_size));
	trans_pcie->fw_mon_page = NULL;
	trans_pcie->fw_mon_phys = 0;
	trans_pcie->fw_mon_size = 0;
}

static void iwl_pcie_alloc_fw_monitor(struct iwl_trans *trans)
{
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
	struct page *page;
	dma_addr_t phys;
	u32 size;
	u8 power;

	if (trans_pcie->fw_mon_page) {
		dma_sync_single_for_device(trans->dev, trans_pcie->fw_mon_phys,
					   trans_pcie->fw_mon_size,
					   DMA_FROM_DEVICE);
		return;
	}

	phys = 0;
	for (power = 26; power >= 11; power--) {
		int order;

		size = BIT(power);
		order = get_order(size);
		page = alloc_pages(__GFP_COMP | __GFP_NOWARN | __GFP_ZERO,
				   order);
		if (!page)
			continue;

		phys = dma_map_page(trans->dev, page, 0, PAGE_SIZE << order,
				    DMA_FROM_DEVICE);
		if (dma_mapping_error(trans->dev, phys)) {
			__free_pages(page, order);
			continue;
		}
		IWL_INFO(trans,
			 "Allocated 0x%08x bytes (order %d) for firmware monitor.\n",
			 size, order);
		break;
	}

141
	if (WARN_ON_ONCE(!page))
142 143 144 145 146 147 148
		return;

	trans_pcie->fw_mon_page = page;
	trans_pcie->fw_mon_phys = phys;
	trans_pcie->fw_mon_size = size;
}

149 150 151 152 153 154 155 156 157 158 159 160 161 162
static u32 iwl_trans_pcie_read_shr(struct iwl_trans *trans, u32 reg)
{
	iwl_write32(trans, HEEP_CTRL_WRD_PCIEX_CTRL_REG,
		    ((reg & 0x0000ffff) | (2 << 28)));
	return iwl_read32(trans, HEEP_CTRL_WRD_PCIEX_DATA_REG);
}

static void iwl_trans_pcie_write_shr(struct iwl_trans *trans, u32 reg, u32 val)
{
	iwl_write32(trans, HEEP_CTRL_WRD_PCIEX_DATA_REG, val);
	iwl_write32(trans, HEEP_CTRL_WRD_PCIEX_CTRL_REG,
		    ((reg & 0x0000ffff) | (3 << 28)));
}

163
static void iwl_pcie_set_pwr(struct iwl_trans *trans, bool vaux)
164
{
165 166 167 168 169 170 171 172
	if (vaux && pci_pme_capable(to_pci_dev(trans->dev), PCI_D3cold))
		iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG,
				       APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
				       ~APMG_PS_CTRL_MSK_PWR_SRC);
	else
		iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG,
				       APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
				       ~APMG_PS_CTRL_MSK_PWR_SRC);
173 174
}

E
Emmanuel Grumbach 已提交
175 176 177
/* PCI registers */
#define PCI_CFG_RETRY_TIMEOUT	0x041

178
static void iwl_pcie_apm_config(struct iwl_trans *trans)
E
Emmanuel Grumbach 已提交
179
{
180
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
181
	u16 lctl;
E
Emmanuel Grumbach 已提交
182
	u16 cap;
E
Emmanuel Grumbach 已提交
183 184 185 186 187 188 189 190 191

	/*
	 * HW bug W/A for instability in PCIe bus L0S->L1 transition.
	 * Check if BIOS (or OS) enabled L1-ASPM on this device.
	 * If so (likely), disable L0S, so device moves directly L0->L1;
	 *    costs negligible amount of power savings.
	 * If not (unlikely), enable L0S, so there is at least some
	 *    power savings, even without L1.
	 */
192
	pcie_capability_read_word(trans_pcie->pci_dev, PCI_EXP_LNKCTL, &lctl);
E
Emmanuel Grumbach 已提交
193
	if (lctl & PCI_EXP_LNKCTL_ASPM_L1)
E
Emmanuel Grumbach 已提交
194
		iwl_set_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED);
E
Emmanuel Grumbach 已提交
195
	else
E
Emmanuel Grumbach 已提交
196
		iwl_clear_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED);
197
	trans->pm_support = !(lctl & PCI_EXP_LNKCTL_ASPM_L0S);
E
Emmanuel Grumbach 已提交
198 199 200 201 202 203

	pcie_capability_read_word(trans_pcie->pci_dev, PCI_EXP_DEVCTL2, &cap);
	trans->ltr_enabled = cap & PCI_EXP_DEVCTL2_LTR_EN;
	dev_info(trans->dev, "L1 %sabled - LTR %sabled\n",
		 (lctl & PCI_EXP_LNKCTL_ASPM_L1) ? "En" : "Dis",
		 trans->ltr_enabled ? "En" : "Dis");
E
Emmanuel Grumbach 已提交
204 205
}

206 207
/*
 * Start up NIC's basic functionality after it has been reset
208
 * (e.g. after platform boot, or shutdown via iwl_pcie_apm_stop())
209 210
 * NOTE:  This does not load uCode nor start the embedded processor
 */
211
static int iwl_pcie_apm_init(struct iwl_trans *trans)
212 213 214 215 216 217 218 219 220 221
{
	int ret = 0;
	IWL_DEBUG_INFO(trans, "Init card's basic functions\n");

	/*
	 * Use "set_bit" below rather than "write", to preserve any hardware
	 * bits already set by default after reset.
	 */

	/* Disable L0S exit timer (platform NMI Work/Around) */
222 223 224
	if (trans->cfg->device_family != IWL_DEVICE_FAMILY_8000)
		iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS,
			    CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
225 226 227 228 229 230

	/*
	 * Disable L0s without affecting L1;
	 *  don't wait for ICH L0s (ICH bug W/A)
	 */
	iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS,
231
		    CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
232 233 234 235 236 237 238 239 240

	/* Set FH wait threshold to maximum (HW error during stress W/A) */
	iwl_set_bit(trans, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);

	/*
	 * Enable HAP INTA (interrupt from management bus) to
	 * wake device's PCI Express link L1a -> L0s
	 */
	iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
241
		    CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
242

243
	iwl_pcie_apm_config(trans);
244 245

	/* Configure analog phase-lock-loop before activating to D0A */
246
	if (trans->cfg->base_params->pll_cfg_val)
247
		iwl_set_bit(trans, CSR_ANA_PLL_CFG,
248
			    trans->cfg->base_params->pll_cfg_val);
249 250 251 252 253 254 255 256 257 258 259 260 261

	/*
	 * Set "initialization complete" bit to move adapter from
	 * D0U* --> D0A* (powered-up active) state.
	 */
	iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);

	/*
	 * Wait for clock stabilization; once stabilized, access to
	 * device-internal resources is supported, e.g. iwl_write_prph()
	 * and accesses to uCode SRAM.
	 */
	ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
262 263
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
264 265 266 267 268
	if (ret < 0) {
		IWL_DEBUG_INFO(trans, "Failed to init the card\n");
		goto out;
	}

269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
	if (trans->cfg->host_interrupt_operation_mode) {
		/*
		 * This is a bit of an abuse - This is needed for 7260 / 3160
		 * only check host_interrupt_operation_mode even if this is
		 * not related to host_interrupt_operation_mode.
		 *
		 * Enable the oscillator to count wake up time for L1 exit. This
		 * consumes slightly more power (100uA) - but allows to be sure
		 * that we wake up from L1 on time.
		 *
		 * This looks weird: read twice the same register, discard the
		 * value, set a bit, and yet again, read that same register
		 * just to discard the value. But that's the way the hardware
		 * seems to like it.
		 */
		iwl_read_prph(trans, OSC_CLK);
		iwl_read_prph(trans, OSC_CLK);
		iwl_set_bits_prph(trans, OSC_CLK, OSC_CLK_FORCE_CONTROL);
		iwl_read_prph(trans, OSC_CLK);
		iwl_read_prph(trans, OSC_CLK);
	}

291 292 293
	/*
	 * Enable DMA clock and wait for it to stabilize.
	 *
294 295 296
	 * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0"
	 * bits do not disable clocks.  This preserves any hardware
	 * bits already set by default in "CLK_CTRL_REG" after reset.
297
	 */
298 299 300 301 302 303 304 305 306 307 308 309 310
	if (trans->cfg->device_family != IWL_DEVICE_FAMILY_8000) {
		iwl_write_prph(trans, APMG_CLK_EN_REG,
			       APMG_CLK_VAL_DMA_CLK_RQT);
		udelay(20);

		/* Disable L1-Active */
		iwl_set_bits_prph(trans, APMG_PCIDEV_STT_REG,
				  APMG_PCIDEV_STT_VAL_L1_ACT_DIS);

		/* Clear the interrupt in APMG if the NIC is in RFKILL */
		iwl_write_prph(trans, APMG_RTC_INT_STT_REG,
			       APMG_RTC_INT_STT_RFKILL);
	}
311

312
	set_bit(STATUS_DEVICE_ENABLED, &trans->status);
313 314 315 316 317

out:
	return ret;
}

318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427
/*
 * Enable LP XTAL to avoid HW bug where device may consume much power if
 * FW is not loaded after device reset. LP XTAL is disabled by default
 * after device HW reset. Do it only if XTAL is fed by internal source.
 * Configure device's "persistence" mode to avoid resetting XTAL again when
 * SHRD_HW_RST occurs in S3.
 */
static void iwl_pcie_apm_lp_xtal_enable(struct iwl_trans *trans)
{
	int ret;
	u32 apmg_gp1_reg;
	u32 apmg_xtal_cfg_reg;
	u32 dl_cfg_reg;

	/* Force XTAL ON */
	__iwl_trans_pcie_set_bit(trans, CSR_GP_CNTRL,
				 CSR_GP_CNTRL_REG_FLAG_XTAL_ON);

	/* Reset entire device - do controller reset (results in SHRD_HW_RST) */
	iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);

	udelay(10);

	/*
	 * Set "initialization complete" bit to move adapter from
	 * D0U* --> D0A* (powered-up active) state.
	 */
	iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);

	/*
	 * Wait for clock stabilization; once stabilized, access to
	 * device-internal resources is possible.
	 */
	ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			   25000);
	if (WARN_ON(ret < 0)) {
		IWL_ERR(trans, "Access time out - failed to enable LP XTAL\n");
		/* Release XTAL ON request */
		__iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL,
					   CSR_GP_CNTRL_REG_FLAG_XTAL_ON);
		return;
	}

	/*
	 * Clear "disable persistence" to avoid LP XTAL resetting when
	 * SHRD_HW_RST is applied in S3.
	 */
	iwl_clear_bits_prph(trans, APMG_PCIDEV_STT_REG,
				    APMG_PCIDEV_STT_VAL_PERSIST_DIS);

	/*
	 * Force APMG XTAL to be active to prevent its disabling by HW
	 * caused by APMG idle state.
	 */
	apmg_xtal_cfg_reg = iwl_trans_pcie_read_shr(trans,
						    SHR_APMG_XTAL_CFG_REG);
	iwl_trans_pcie_write_shr(trans, SHR_APMG_XTAL_CFG_REG,
				 apmg_xtal_cfg_reg |
				 SHR_APMG_XTAL_CFG_XTAL_ON_REQ);

	/*
	 * Reset entire device again - do controller reset (results in
	 * SHRD_HW_RST). Turn MAC off before proceeding.
	 */
	iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);

	udelay(10);

	/* Enable LP XTAL by indirect access through CSR */
	apmg_gp1_reg = iwl_trans_pcie_read_shr(trans, SHR_APMG_GP1_REG);
	iwl_trans_pcie_write_shr(trans, SHR_APMG_GP1_REG, apmg_gp1_reg |
				 SHR_APMG_GP1_WF_XTAL_LP_EN |
				 SHR_APMG_GP1_CHICKEN_BIT_SELECT);

	/* Clear delay line clock power up */
	dl_cfg_reg = iwl_trans_pcie_read_shr(trans, SHR_APMG_DL_CFG_REG);
	iwl_trans_pcie_write_shr(trans, SHR_APMG_DL_CFG_REG, dl_cfg_reg &
				 ~SHR_APMG_DL_CFG_DL_CLOCK_POWER_UP);

	/*
	 * Enable persistence mode to avoid LP XTAL resetting when
	 * SHRD_HW_RST is applied in S3.
	 */
	iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
		    CSR_HW_IF_CONFIG_REG_PERSIST_MODE);

	/*
	 * Clear "initialization complete" bit to move adapter from
	 * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
	 */
	iwl_clear_bit(trans, CSR_GP_CNTRL,
		      CSR_GP_CNTRL_REG_FLAG_INIT_DONE);

	/* Activates XTAL resources monitor */
	__iwl_trans_pcie_set_bit(trans, CSR_MONITOR_CFG_REG,
				 CSR_MONITOR_XTAL_RESOURCES);

	/* Release XTAL ON request */
	__iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL,
				   CSR_GP_CNTRL_REG_FLAG_XTAL_ON);
	udelay(10);

	/* Release APMG XTAL */
	iwl_trans_pcie_write_shr(trans, SHR_APMG_XTAL_CFG_REG,
				 apmg_xtal_cfg_reg &
				 ~SHR_APMG_XTAL_CFG_XTAL_ON_REQ);
}

428
static int iwl_pcie_apm_stop_master(struct iwl_trans *trans)
429 430 431 432 433 434 435
{
	int ret = 0;

	/* stop device's busmaster DMA activity */
	iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);

	ret = iwl_poll_bit(trans, CSR_RESET,
436 437
			   CSR_RESET_REG_FLAG_MASTER_DISABLED,
			   CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
438
	if (ret < 0)
439 440 441 442 443 444 445
		IWL_WARN(trans, "Master Disable Timed Out, 100 usec\n");

	IWL_DEBUG_INFO(trans, "stop master\n");

	return ret;
}

446
static void iwl_pcie_apm_stop(struct iwl_trans *trans)
447 448 449
{
	IWL_DEBUG_INFO(trans, "Stop card, put in low power state\n");

450
	clear_bit(STATUS_DEVICE_ENABLED, &trans->status);
451 452

	/* Stop device's DMA activity */
453
	iwl_pcie_apm_stop_master(trans);
454

455 456 457 458 459
	if (trans->cfg->lp_xtal_workaround) {
		iwl_pcie_apm_lp_xtal_enable(trans);
		return;
	}

460 461 462 463 464 465 466 467 468 469 470 471 472
	/* Reset the entire device */
	iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);

	udelay(10);

	/*
	 * Clear "initialization complete" bit to move adapter from
	 * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
	 */
	iwl_clear_bit(trans, CSR_GP_CNTRL,
		      CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
}

473
static int iwl_pcie_nic_init(struct iwl_trans *trans)
474
{
J
Johannes Berg 已提交
475
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
476 477

	/* nic_init */
478
	spin_lock(&trans_pcie->irq_lock);
479
	iwl_pcie_apm_init(trans);
480

481
	spin_unlock(&trans_pcie->irq_lock);
482

483 484
	if (trans->cfg->device_family != IWL_DEVICE_FAMILY_8000)
		iwl_pcie_set_pwr(trans, false);
485

J
Johannes Berg 已提交
486
	iwl_op_mode_nic_config(trans->op_mode);
487 488

	/* Allocate the RX queue, or reset if it is already allocated */
489
	iwl_pcie_rx_init(trans);
490 491

	/* Allocate or reset and init all Tx and Command queues */
492
	if (iwl_pcie_tx_init(trans))
493 494
		return -ENOMEM;

495
	if (trans->cfg->base_params->shadow_reg_enable) {
496
		/* enable shadow regs in HW */
497
		iwl_set_bit(trans, CSR_MAC_SHADOW_REG_CTRL, 0x800FFFFF);
498
		IWL_DEBUG_INFO(trans, "Enabling shadow registers in device\n");
499 500 501 502 503 504 505 506
	}

	return 0;
}

#define HW_READY_TIMEOUT (50)

/* Note: returns poll_bit return value, which is >= 0 if success */
507
static int iwl_pcie_set_hw_ready(struct iwl_trans *trans)
508 509 510
{
	int ret;

511
	iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
512
		    CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
513 514

	/* See if we got it */
515
	ret = iwl_poll_bit(trans, CSR_HW_IF_CONFIG_REG,
516 517 518
			   CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
			   CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
			   HW_READY_TIMEOUT);
519

520 521 522
	if (ret >= 0)
		iwl_set_bit(trans, CSR_MBOX_SET_REG, CSR_MBOX_SET_REG_OS_ALIVE);

523
	IWL_DEBUG_INFO(trans, "hardware%s ready\n", ret < 0 ? " not" : "");
524 525 526 527
	return ret;
}

/* Note: returns standard 0/-ERROR code */
528
static int iwl_pcie_prepare_card_hw(struct iwl_trans *trans)
529 530
{
	int ret;
531
	int t = 0;
532
	int iter;
533

534
	IWL_DEBUG_INFO(trans, "iwl_trans_prepare_card_hw enter\n");
535

536
	ret = iwl_pcie_set_hw_ready(trans);
537
	/* If the card is ready, exit 0 */
538 539 540
	if (ret >= 0)
		return 0;

541 542 543 544 545 546 547 548 549
	for (iter = 0; iter < 10; iter++) {
		/* If HW is not ready, prepare the conditions to check again */
		iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
			    CSR_HW_IF_CONFIG_REG_PREPARE);

		do {
			ret = iwl_pcie_set_hw_ready(trans);
			if (ret >= 0)
				return 0;
550

551 552 553 554 555
			usleep_range(200, 1000);
			t += 200;
		} while (t < 150000);
		msleep(25);
	}
556

557
	IWL_ERR(trans, "Couldn't prepare the card\n");
558 559 560 561

	return ret;
}

562 563 564
/*
 * ucode
 */
565
static int iwl_pcie_load_firmware_chunk(struct iwl_trans *trans, u32 dst_addr,
J
Johannes Berg 已提交
566
				   dma_addr_t phy_addr, u32 byte_cnt)
567
{
568
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
569 570
	int ret;

571
	trans_pcie->ucode_write_complete = false;
572 573

	iwl_write_direct32(trans,
574 575
			   FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
			   FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE);
576 577

	iwl_write_direct32(trans,
578 579
			   FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL),
			   dst_addr);
580 581

	iwl_write_direct32(trans,
J
Johannes Berg 已提交
582 583
			   FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL),
			   phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK);
584 585

	iwl_write_direct32(trans,
586 587 588
			   FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL),
			   (iwl_get_dma_hi_addr(phy_addr)
				<< FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) | byte_cnt);
589 590

	iwl_write_direct32(trans,
591 592 593 594
			   FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL),
			   1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM |
			   1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX |
			   FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID);
595 596

	iwl_write_direct32(trans,
597 598 599 600
			   FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
			   FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE	|
			   FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE	|
			   FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD);
601

602 603
	ret = wait_event_timeout(trans_pcie->ucode_write_waitq,
				 trans_pcie->ucode_write_complete, 5 * HZ);
604
	if (!ret) {
J
Johannes Berg 已提交
605
		IWL_ERR(trans, "Failed to load firmware chunk!\n");
606 607 608 609 610 611
		return -ETIMEDOUT;
	}

	return 0;
}

612
static int iwl_pcie_load_section(struct iwl_trans *trans, u8 section_num,
J
Johannes Berg 已提交
613
			    const struct fw_desc *section)
614
{
J
Johannes Berg 已提交
615 616
	u8 *v_addr;
	dma_addr_t p_addr;
617
	u32 offset, chunk_sz = section->len;
618 619
	int ret = 0;

J
Johannes Berg 已提交
620 621 622
	IWL_DEBUG_FW(trans, "[%d] uCode section being loaded...\n",
		     section_num);

623 624 625 626 627 628 629 630 631 632
	v_addr = dma_alloc_coherent(trans->dev, chunk_sz, &p_addr,
				    GFP_KERNEL | __GFP_NOWARN);
	if (!v_addr) {
		IWL_DEBUG_INFO(trans, "Falling back to small chunks of DMA\n");
		chunk_sz = PAGE_SIZE;
		v_addr = dma_alloc_coherent(trans->dev, chunk_sz,
					    &p_addr, GFP_KERNEL);
		if (!v_addr)
			return -ENOMEM;
	}
J
Johannes Berg 已提交
633

634
	for (offset = 0; offset < section->len; offset += chunk_sz) {
635 636
		u32 copy_size, dst_addr;
		bool extended_addr = false;
J
Johannes Berg 已提交
637

638
		copy_size = min_t(u32, chunk_sz, section->len - offset);
639 640 641 642 643 644 645 646 647
		dst_addr = section->offset + offset;

		if (dst_addr >= IWL_FW_MEM_EXTENDED_START &&
		    dst_addr <= IWL_FW_MEM_EXTENDED_END)
			extended_addr = true;

		if (extended_addr)
			iwl_set_bits_prph(trans, LMPM_CHICK,
					  LMPM_CHICK_EXTENDED_ADDR_SPACE);
648

J
Johannes Berg 已提交
649
		memcpy(v_addr, (u8 *)section->data + offset, copy_size);
650 651 652 653 654 655 656
		ret = iwl_pcie_load_firmware_chunk(trans, dst_addr, p_addr,
						   copy_size);

		if (extended_addr)
			iwl_clear_bits_prph(trans, LMPM_CHICK,
					    LMPM_CHICK_EXTENDED_ADDR_SPACE);

J
Johannes Berg 已提交
657 658 659 660 661
		if (ret) {
			IWL_ERR(trans,
				"Could not load the [%d] uCode section\n",
				section_num);
			break;
D
David Spinadel 已提交
662
		}
J
Johannes Berg 已提交
663 664
	}

665
	dma_free_coherent(trans->dev, chunk_sz, v_addr, p_addr);
J
Johannes Berg 已提交
666 667 668
	return ret;
}

669 670 671 672
static int iwl_pcie_load_cpu_sections_8000b(struct iwl_trans *trans,
					    const struct fw_img *image,
					    int cpu,
					    int *first_ucode_section)
673 674
{
	int shift_param;
675 676
	int i, ret = 0, sec_num = 0x1;
	u32 val, last_read_idx = 0;
677 678 679

	if (cpu == 1) {
		shift_param = 0;
680
		*first_ucode_section = 0;
681 682
	} else {
		shift_param = 16;
683
		(*first_ucode_section)++;
684 685
	}

686 687 688 689 690 691 692 693
	for (i = *first_ucode_section; i < IWL_UCODE_SECTION_MAX; i++) {
		last_read_idx = i;

		if (!image->sec[i].data ||
		    image->sec[i].offset == CPU1_CPU2_SEPARATOR_SECTION) {
			IWL_DEBUG_FW(trans,
				     "Break since Data not valid or Empty section, sec = %d\n",
				     i);
694
			break;
695 696
		}

697 698 699
		ret = iwl_pcie_load_section(trans, i, &image->sec[i]);
		if (ret)
			return ret;
700 701 702 703 704 705

		/* Notify the ucode of the loaded section number and status */
		val = iwl_read_direct32(trans, FH_UCODE_LOAD_STATUS);
		val = val | (sec_num << shift_param);
		iwl_write_direct32(trans, FH_UCODE_LOAD_STATUS, val);
		sec_num = (sec_num << 1) | 0x1;
706 707
	}

708 709
	*first_ucode_section = last_read_idx;

710 711
	return 0;
}
712

713 714
static int iwl_pcie_load_cpu_sections(struct iwl_trans *trans,
				      const struct fw_img *image,
715 716
				      int cpu,
				      int *first_ucode_section)
717 718 719
{
	int shift_param;
	int i, ret = 0;
720
	u32 last_read_idx = 0;
721 722 723

	if (cpu == 1) {
		shift_param = 0;
724
		*first_ucode_section = 0;
725 726
	} else {
		shift_param = 16;
727
		(*first_ucode_section)++;
728 729
	}

730 731 732 733 734 735 736 737
	for (i = *first_ucode_section; i < IWL_UCODE_SECTION_MAX; i++) {
		last_read_idx = i;

		if (!image->sec[i].data ||
		    image->sec[i].offset == CPU1_CPU2_SEPARATOR_SECTION) {
			IWL_DEBUG_FW(trans,
				     "Break since Data not valid or Empty section, sec = %d\n",
				     i);
738
			break;
739 740
		}

741 742 743
		ret = iwl_pcie_load_section(trans, i, &image->sec[i]);
		if (ret)
			return ret;
744 745
	}

746 747 748 749 750 751 752 753
	if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
		iwl_set_bits_prph(trans,
				  CSR_UCODE_LOAD_STATUS_ADDR,
				  (LMPM_CPU_UCODE_LOADING_COMPLETED |
				   LMPM_CPU_HDRS_LOADING_COMPLETED |
				   LMPM_CPU_UCODE_LOADING_STARTED) <<
					shift_param);

754 755
	*first_ucode_section = last_read_idx;

756 757 758
	return 0;
}

759
static int iwl_pcie_load_given_ucode(struct iwl_trans *trans,
760
				const struct fw_img *image)
761
{
762
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
763
	int ret = 0;
764
	int first_ucode_section;
765

766
	IWL_DEBUG_FW(trans, "working with %s CPU\n",
767 768
		     image->is_dual_cpus ? "Dual" : "Single");

769 770 771 772
	/* load to FW the binary non secured sections of CPU1 */
	ret = iwl_pcie_load_cpu_sections(trans, image, 1, &first_ucode_section);
	if (ret)
		return ret;
773 774

	if (image->is_dual_cpus) {
775 776 777 778
		/* set CPU2 header address */
		iwl_write_prph(trans,
			       LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR,
			       LMPM_SECURE_CPU2_HDR_MEM_SPACE);
779

780
		/* load to FW the binary sections of CPU2 */
781 782
		ret = iwl_pcie_load_cpu_sections(trans, image, 2,
						 &first_ucode_section);
783 784
		if (ret)
			return ret;
785
	}
786

787 788 789 790 791 792 793 794 795 796 797 798 799 800
	/* supported for 7000 only for the moment */
	if (iwlwifi_mod_params.fw_monitor &&
	    trans->cfg->device_family == IWL_DEVICE_FAMILY_7000) {
		iwl_pcie_alloc_fw_monitor(trans);

		if (trans_pcie->fw_mon_size) {
			iwl_write_prph(trans, MON_BUFF_BASE_ADDR,
				       trans_pcie->fw_mon_phys >> 4);
			iwl_write_prph(trans, MON_BUFF_END_ADDR,
				       (trans_pcie->fw_mon_phys +
					trans_pcie->fw_mon_size) >> 4);
		}
	}

801 802 803 804 805 806
	/* release CPU reset */
	if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
		iwl_write_prph(trans, RELEASE_CPU_RESET, RELEASE_CPU_RESET_BIT);
	else
		iwl_write32(trans, CSR_RESET, 0);

807 808
	return 0;
}
809

810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850
static int iwl_pcie_load_given_ucode_8000b(struct iwl_trans *trans,
					   const struct fw_img *image)
{
	int ret = 0;
	int first_ucode_section;
	u32 reg;

	IWL_DEBUG_FW(trans, "working with %s CPU\n",
		     image->is_dual_cpus ? "Dual" : "Single");

	/* configure the ucode to be ready to get the secured image */
	/* release CPU reset */
	iwl_write_prph(trans, RELEASE_CPU_RESET, RELEASE_CPU_RESET_BIT);

	/* load to FW the binary Secured sections of CPU1 */
	ret = iwl_pcie_load_cpu_sections_8000b(trans, image, 1,
					       &first_ucode_section);
	if (ret)
		return ret;

	/* load to FW the binary sections of CPU2 */
	ret = iwl_pcie_load_cpu_sections_8000b(trans, image, 2,
					       &first_ucode_section);
	if (ret)
		return ret;

	/* Notify FW loading is done */
	iwl_write_direct32(trans, FH_UCODE_LOAD_STATUS, 0xFFFFFFFF);

	/* wait for image verification to complete  */
	ret = iwl_poll_prph_bit(trans, LMPM_SECURE_BOOT_CPU1_STATUS_ADDR_B0,
				LMPM_SECURE_BOOT_STATUS_SUCCESS,
				LMPM_SECURE_BOOT_STATUS_SUCCESS,
				LMPM_SECURE_TIME_OUT);
	if (ret < 0) {
		reg = iwl_read_prph(trans,
				    LMPM_SECURE_BOOT_CPU1_STATUS_ADDR_B0);

		IWL_ERR(trans, "Timeout on secure boot process, reg = %x\n",
			reg);
		return ret;
851 852
	}

853 854 855
	return 0;
}

856
static int iwl_trans_pcie_start_fw(struct iwl_trans *trans,
857
				   const struct fw_img *fw, bool run_in_rfkill)
858 859
{
	int ret;
860
	bool hw_rfkill;
861

862
	/* This may fail if AMT took ownership of the device */
863
	if (iwl_pcie_prepare_card_hw(trans)) {
864
		IWL_WARN(trans, "Exit HW not ready\n");
865 866 867
		return -EIO;
	}

868 869
	iwl_enable_rfkill_int(trans);

870
	/* If platform's RF_KILL switch is NOT set to KILL */
871
	hw_rfkill = iwl_is_rfkill_set(trans);
872
	if (hw_rfkill)
873
		set_bit(STATUS_RFKILL, &trans->status);
874
	else
875
		clear_bit(STATUS_RFKILL, &trans->status);
876
	iwl_trans_pcie_rf_kill(trans, hw_rfkill);
877
	if (hw_rfkill && !run_in_rfkill)
878 879
		return -ERFKILL;

880
	iwl_write32(trans, CSR_INT, 0xFFFFFFFF);
881

882
	ret = iwl_pcie_nic_init(trans);
883
	if (ret) {
884
		IWL_ERR(trans, "Unable to init nic\n");
885 886 887 888
		return ret;
	}

	/* make sure rfkill handshake bits are cleared */
889 890
	iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
	iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR,
891 892 893
		    CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);

	/* clear (again), then enable host interrupts */
894
	iwl_write32(trans, CSR_INT, 0xFFFFFFFF);
895
	iwl_enable_interrupts(trans);
896 897

	/* really make sure rfkill handshake bits are cleared */
898 899
	iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
	iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
900

901
	/* Load the given image to the HW */
902 903 904 905 906
	if ((trans->cfg->device_family == IWL_DEVICE_FAMILY_8000) &&
	    (CSR_HW_REV_STEP(trans->hw_rev) == SILICON_B_STEP))
		return iwl_pcie_load_given_ucode_8000b(trans, fw);
	else
		return iwl_pcie_load_given_ucode(trans, fw);
907 908
}

909
static void iwl_trans_pcie_fw_alive(struct iwl_trans *trans, u32 scd_addr)
910
{
911
	iwl_pcie_reset_ict(trans);
912
	iwl_pcie_tx_start(trans, scd_addr);
913 914
}

915
static void iwl_trans_pcie_stop_device(struct iwl_trans *trans)
916
{
917
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
918 919 920
	bool hw_rfkill, was_hw_rfkill;

	was_hw_rfkill = iwl_is_rfkill_set(trans);
921

922
	/* tell the device to stop sending interrupts */
923
	spin_lock(&trans_pcie->irq_lock);
924
	iwl_disable_interrupts(trans);
925
	spin_unlock(&trans_pcie->irq_lock);
926

927
	/* device going down, Stop using ICT table */
928
	iwl_pcie_disable_ict(trans);
929 930 931 932 933 934 935 936

	/*
	 * If a HW restart happens during firmware loading,
	 * then the firmware loading might call this function
	 * and later it might be called again due to the
	 * restart. So don't process again if the device is
	 * already dead.
	 */
937 938
	if (test_and_clear_bit(STATUS_DEVICE_ENABLED, &trans->status)) {
		IWL_DEBUG_INFO(trans, "DEVICE_ENABLED bit was set and is now cleared\n");
939
		iwl_pcie_tx_stop(trans);
940
		iwl_pcie_rx_stop(trans);
941

942
		/* Power-down device's busmaster DMA clocks */
943
		iwl_write_prph(trans, APMG_CLK_DIS_REG,
944 945 946 947 948
			       APMG_CLK_VAL_DMA_CLK_RQT);
		udelay(5);
	}

	/* Make sure (redundant) we've released our request to stay awake */
949
	iwl_clear_bit(trans, CSR_GP_CNTRL,
950
		      CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
951 952

	/* Stop the device, and put it in low power state */
953
	iwl_pcie_apm_stop(trans);
954 955 956 957

	/* Upon stop, the APM issues an interrupt if HW RF kill is set.
	 * Clean again the interrupt here
	 */
958
	spin_lock(&trans_pcie->irq_lock);
959
	iwl_disable_interrupts(trans);
960
	spin_unlock(&trans_pcie->irq_lock);
961 962

	/* stop and reset the on-board processor */
963 964
	iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
	udelay(20);
D
Don Fry 已提交
965 966

	/* clear all status bits */
967 968 969 970
	clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status);
	clear_bit(STATUS_INT_ENABLED, &trans->status);
	clear_bit(STATUS_TPOWER_PMI, &trans->status);
	clear_bit(STATUS_RFKILL, &trans->status);
971 972 973 974 975 976 977 978 979 980 981 982

	/*
	 * Even if we stop the HW, we still want the RF kill
	 * interrupt
	 */
	iwl_enable_rfkill_int(trans);

	/*
	 * Check again since the RF kill state may have changed while
	 * all the interrupts were disabled, in this case we couldn't
	 * receive the RF kill interrupt and update the state in the
	 * op_mode.
983 984 985 986 987 988
	 * Don't call the op_mode if the rkfill state hasn't changed.
	 * This allows the op_mode to call stop_device from the rfkill
	 * notification without endless recursion. Under very rare
	 * circumstances, we might have a small recursion if the rfkill
	 * state changed exactly now while we were called from stop_device.
	 * This is very unlikely but can happen and is supported.
989 990 991
	 */
	hw_rfkill = iwl_is_rfkill_set(trans);
	if (hw_rfkill)
992
		set_bit(STATUS_RFKILL, &trans->status);
993
	else
994
		clear_bit(STATUS_RFKILL, &trans->status);
995
	if (hw_rfkill != was_hw_rfkill)
996
		iwl_trans_pcie_rf_kill(trans, hw_rfkill);
997 998 999

	/* re-take ownership to prevent other users from stealing the deivce */
	iwl_pcie_prepare_card_hw(trans);
1000 1001 1002 1003 1004 1005
}

void iwl_trans_pcie_rf_kill(struct iwl_trans *trans, bool state)
{
	if (iwl_op_mode_hw_rf_kill(trans->op_mode, state))
		iwl_trans_pcie_stop_device(trans);
1006 1007
}

1008
static void iwl_trans_pcie_d3_suspend(struct iwl_trans *trans, bool test)
1009 1010
{
	iwl_disable_interrupts(trans);
1011 1012 1013 1014 1015 1016 1017 1018

	/*
	 * in testing mode, the host stays awake and the
	 * hardware won't be reset (not even partially)
	 */
	if (test)
		return;

1019 1020
	iwl_pcie_disable_ict(trans);

1021 1022
	iwl_clear_bit(trans, CSR_GP_CNTRL,
		      CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036
	iwl_clear_bit(trans, CSR_GP_CNTRL,
		      CSR_GP_CNTRL_REG_FLAG_INIT_DONE);

	/*
	 * reset TX queues -- some of their registers reset during S3
	 * so if we don't reset everything here the D3 image would try
	 * to execute some invalid memory upon resume
	 */
	iwl_trans_pcie_tx_reset(trans);

	iwl_pcie_set_pwr(trans, true);
}

static int iwl_trans_pcie_d3_resume(struct iwl_trans *trans,
1037 1038
				    enum iwl_d3_status *status,
				    bool test)
1039 1040 1041 1042
{
	u32 val;
	int ret;

1043 1044 1045 1046 1047 1048
	if (test) {
		iwl_enable_interrupts(trans);
		*status = IWL_D3_STATUS_ALIVE;
		return 0;
	}

1049 1050 1051 1052 1053 1054 1055 1056 1057 1058
	/*
	 * Also enables interrupts - none will happen as the device doesn't
	 * know we're waking it up, only when the opmode actually tells it
	 * after this call.
	 */
	iwl_pcie_reset_ict(trans);

	iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
	iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);

1059 1060 1061
	if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
		udelay(2);

1062 1063 1064 1065
	ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			   25000);
1066
	if (ret < 0) {
1067 1068 1069 1070
		IWL_ERR(trans, "Failed to resume the device (mac ready)\n");
		return ret;
	}

1071 1072
	iwl_pcie_set_pwr(trans, false);

1073 1074 1075 1076 1077 1078 1079 1080
	iwl_trans_pcie_tx_reset(trans);

	ret = iwl_pcie_rx_init(trans);
	if (ret) {
		IWL_ERR(trans, "Failed to resume the device (RX reset)\n");
		return ret;
	}

1081 1082 1083 1084 1085 1086
	val = iwl_read32(trans, CSR_RESET);
	if (val & CSR_RESET_REG_FLAG_NEVO_RESET)
		*status = IWL_D3_STATUS_RESET;
	else
		*status = IWL_D3_STATUS_ALIVE;

1087
	return 0;
1088 1089
}

1090
static int iwl_trans_pcie_start_hw(struct iwl_trans *trans)
1091
{
1092
	bool hw_rfkill;
J
Johannes Berg 已提交
1093
	int err;
1094

1095
	err = iwl_pcie_prepare_card_hw(trans);
1096
	if (err) {
1097
		IWL_ERR(trans, "Error while preparing HW: %d\n", err);
J
Johannes Berg 已提交
1098
		return err;
1099
	}
1100

1101
	/* Reset the entire device */
1102
	iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
1103 1104 1105

	usleep_range(10, 15);

1106
	iwl_pcie_apm_init(trans);
1107

1108 1109 1110
	/* From now on, the op_mode will be kept updated about RF kill state */
	iwl_enable_rfkill_int(trans);

1111
	hw_rfkill = iwl_is_rfkill_set(trans);
1112
	if (hw_rfkill)
1113
		set_bit(STATUS_RFKILL, &trans->status);
1114
	else
1115
		clear_bit(STATUS_RFKILL, &trans->status);
1116
	iwl_trans_pcie_rf_kill(trans, hw_rfkill);
1117

J
Johannes Berg 已提交
1118
	return 0;
1119 1120
}

1121
static void iwl_trans_pcie_op_mode_leave(struct iwl_trans *trans)
1122
{
1123
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1124

1125
	/* disable interrupts - don't enable HW RF kill interrupt */
1126
	spin_lock(&trans_pcie->irq_lock);
1127
	iwl_disable_interrupts(trans);
1128
	spin_unlock(&trans_pcie->irq_lock);
1129

1130
	iwl_pcie_apm_stop(trans);
1131

1132
	spin_lock(&trans_pcie->irq_lock);
1133
	iwl_disable_interrupts(trans);
1134
	spin_unlock(&trans_pcie->irq_lock);
1135

E
Emmanuel Grumbach 已提交
1136
	iwl_pcie_disable_ict(trans);
1137 1138
}

1139 1140
static void iwl_trans_pcie_write8(struct iwl_trans *trans, u32 ofs, u8 val)
{
1141
	writeb(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
1142 1143 1144 1145
}

static void iwl_trans_pcie_write32(struct iwl_trans *trans, u32 ofs, u32 val)
{
1146
	writel(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
1147 1148 1149 1150
}

static u32 iwl_trans_pcie_read32(struct iwl_trans *trans, u32 ofs)
{
1151
	return readl(IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
1152 1153
}

1154 1155
static u32 iwl_trans_pcie_read_prph(struct iwl_trans *trans, u32 reg)
{
A
Amnon Paz 已提交
1156 1157
	iwl_trans_pcie_write32(trans, HBUS_TARG_PRPH_RADDR,
			       ((reg & 0x000FFFFF) | (3 << 24)));
1158 1159 1160 1161 1162 1163 1164
	return iwl_trans_pcie_read32(trans, HBUS_TARG_PRPH_RDAT);
}

static void iwl_trans_pcie_write_prph(struct iwl_trans *trans, u32 addr,
				      u32 val)
{
	iwl_trans_pcie_write32(trans, HBUS_TARG_PRPH_WADDR,
A
Amnon Paz 已提交
1165
			       ((addr & 0x000FFFFF) | (3 << 24)));
1166 1167 1168
	iwl_trans_pcie_write32(trans, HBUS_TARG_PRPH_WDAT, val);
}

1169 1170 1171 1172 1173 1174
static int iwl_pcie_dummy_napi_poll(struct napi_struct *napi, int budget)
{
	WARN_ON(1);
	return 0;
}

1175
static void iwl_trans_pcie_configure(struct iwl_trans *trans,
1176
				     const struct iwl_trans_config *trans_cfg)
1177 1178 1179 1180
{
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);

	trans_pcie->cmd_queue = trans_cfg->cmd_queue;
1181
	trans_pcie->cmd_fifo = trans_cfg->cmd_fifo;
1182 1183 1184 1185 1186 1187 1188
	if (WARN_ON(trans_cfg->n_no_reclaim_cmds > MAX_NO_RECLAIM_CMDS))
		trans_pcie->n_no_reclaim_cmds = 0;
	else
		trans_pcie->n_no_reclaim_cmds = trans_cfg->n_no_reclaim_cmds;
	if (trans_pcie->n_no_reclaim_cmds)
		memcpy(trans_pcie->no_reclaim_cmds, trans_cfg->no_reclaim_cmds,
		       trans_pcie->n_no_reclaim_cmds * sizeof(u8));
1189

1190 1191 1192 1193 1194
	trans_pcie->rx_buf_size_8k = trans_cfg->rx_buf_size_8k;
	if (trans_pcie->rx_buf_size_8k)
		trans_pcie->rx_page_order = get_order(8 * 1024);
	else
		trans_pcie->rx_page_order = get_order(4 * 1024);
1195 1196 1197

	trans_pcie->wd_timeout =
		msecs_to_jiffies(trans_cfg->queue_watchdog_timeout);
J
Johannes Berg 已提交
1198 1199

	trans_pcie->command_names = trans_cfg->command_names;
1200
	trans_pcie->bc_table_dword = trans_cfg->bc_table_dword;
1201
	trans_pcie->scd_set_active = trans_cfg->scd_set_active;
1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213

	/* Initialize NAPI here - it should be before registering to mac80211
	 * in the opmode but after the HW struct is allocated.
	 * As this function may be called again in some corner cases don't
	 * do anything if NAPI was already initialized.
	 */
	if (!trans_pcie->napi.poll && trans->op_mode->ops->napi_add) {
		init_dummy_netdev(&trans_pcie->napi_dev);
		iwl_op_mode_napi_add(trans->op_mode, &trans_pcie->napi,
				     &trans_pcie->napi_dev,
				     iwl_pcie_dummy_napi_poll, 64);
	}
1214 1215
}

1216
void iwl_trans_pcie_free(struct iwl_trans *trans)
1217
{
1218
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1219

1220 1221
	synchronize_irq(trans_pcie->pci_dev->irq);

1222
	iwl_pcie_tx_free(trans);
1223
	iwl_pcie_rx_free(trans);
1224

J
Johannes Berg 已提交
1225 1226
	free_irq(trans_pcie->pci_dev->irq, trans);
	iwl_pcie_free_ict(trans);
1227 1228

	pci_disable_msi(trans_pcie->pci_dev);
1229
	iounmap(trans_pcie->hw_base);
1230 1231
	pci_release_regions(trans_pcie->pci_dev);
	pci_disable_device(trans_pcie->pci_dev);
1232
	kmem_cache_destroy(trans->dev_cmd_pool);
1233

1234 1235 1236
	if (trans_pcie->napi.poll)
		netif_napi_del(&trans_pcie->napi);

1237 1238
	iwl_pcie_free_fw_monitor(trans);

1239
	kfree(trans);
1240 1241
}

D
Don Fry 已提交
1242 1243 1244
static void iwl_trans_pcie_set_pmi(struct iwl_trans *trans, bool state)
{
	if (state)
1245
		set_bit(STATUS_TPOWER_PMI, &trans->status);
D
Don Fry 已提交
1246
	else
1247
		clear_bit(STATUS_TPOWER_PMI, &trans->status);
D
Don Fry 已提交
1248 1249
}

1250 1251
static bool iwl_trans_pcie_grab_nic_access(struct iwl_trans *trans, bool silent,
						unsigned long *flags)
1252 1253
{
	int ret;
1254 1255 1256
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);

	spin_lock_irqsave(&trans_pcie->reg_lock, *flags);
1257

1258 1259 1260
	if (trans_pcie->cmd_in_flight)
		goto out;

1261
	/* this bit wakes up the NIC */
1262 1263
	__iwl_trans_pcie_set_bit(trans, CSR_GP_CNTRL,
				 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1264 1265
	if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
		udelay(2);
1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296

	/*
	 * These bits say the device is running, and should keep running for
	 * at least a short while (at least as long as MAC_ACCESS_REQ stays 1),
	 * but they do not indicate that embedded SRAM is restored yet;
	 * 3945 and 4965 have volatile SRAM, and must save/restore contents
	 * to/from host DRAM when sleeping/waking for power-saving.
	 * Each direction takes approximately 1/4 millisecond; with this
	 * overhead, it's a good idea to grab and hold MAC_ACCESS_REQUEST if a
	 * series of register accesses are expected (e.g. reading Event Log),
	 * to keep device from sleeping.
	 *
	 * CSR_UCODE_DRV_GP1 register bit MAC_SLEEP == 0 indicates that
	 * SRAM is okay/restored.  We don't check that here because this call
	 * is just for hardware register access; but GP1 MAC_SLEEP check is a
	 * good idea before accessing 3945/4965 SRAM (e.g. reading Event Log).
	 *
	 * 5000 series and later (including 1000 series) have non-volatile SRAM,
	 * and do not save/restore SRAM when power cycling.
	 */
	ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
			   CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN,
			   (CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY |
			    CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP), 15000);
	if (unlikely(ret < 0)) {
		iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_FORCE_NMI);
		if (!silent) {
			u32 val = iwl_read32(trans, CSR_GP_CNTRL);
			WARN_ONCE(1,
				  "Timeout waiting for hardware access (CSR_GP_CNTRL 0x%08x)\n",
				  val);
1297
			spin_unlock_irqrestore(&trans_pcie->reg_lock, *flags);
1298 1299 1300 1301
			return false;
		}
	}

1302
out:
1303 1304 1305 1306
	/*
	 * Fool sparse by faking we release the lock - sparse will
	 * track nic_access anyway.
	 */
1307
	__release(&trans_pcie->reg_lock);
1308 1309 1310
	return true;
}

1311 1312
static void iwl_trans_pcie_release_nic_access(struct iwl_trans *trans,
					      unsigned long *flags)
1313
{
1314
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1315

1316
	lockdep_assert_held(&trans_pcie->reg_lock);
1317 1318 1319 1320 1321

	/*
	 * Fool sparse by faking we acquiring the lock - sparse will
	 * track nic_access anyway.
	 */
1322
	__acquire(&trans_pcie->reg_lock);
1323

1324 1325 1326
	if (trans_pcie->cmd_in_flight)
		goto out;

1327 1328
	__iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL,
				   CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1329 1330 1331 1332 1333 1334 1335
	/*
	 * Above we read the CSR_GP_CNTRL register, which will flush
	 * any previous writes, but we need the write that clears the
	 * MAC_ACCESS_REQ bit to be performed before any other writes
	 * scheduled on different CPUs (after we drop reg_lock).
	 */
	mmiowb();
1336
out:
1337
	spin_unlock_irqrestore(&trans_pcie->reg_lock, *flags);
1338 1339
}

1340 1341 1342 1343 1344 1345 1346
static int iwl_trans_pcie_read_mem(struct iwl_trans *trans, u32 addr,
				   void *buf, int dwords)
{
	unsigned long flags;
	int offs, ret = 0;
	u32 *vals = buf;

1347
	if (iwl_trans_grab_nic_access(trans, false, &flags)) {
1348 1349 1350
		iwl_write32(trans, HBUS_TARG_MEM_RADDR, addr);
		for (offs = 0; offs < dwords; offs++)
			vals[offs] = iwl_read32(trans, HBUS_TARG_MEM_RDAT);
1351
		iwl_trans_release_nic_access(trans, &flags);
1352 1353 1354 1355 1356 1357 1358
	} else {
		ret = -EBUSY;
	}
	return ret;
}

static int iwl_trans_pcie_write_mem(struct iwl_trans *trans, u32 addr,
1359
				    const void *buf, int dwords)
1360 1361 1362
{
	unsigned long flags;
	int offs, ret = 0;
1363
	const u32 *vals = buf;
1364

1365
	if (iwl_trans_grab_nic_access(trans, false, &flags)) {
1366 1367
		iwl_write32(trans, HBUS_TARG_MEM_WADDR, addr);
		for (offs = 0; offs < dwords; offs++)
E
Emmanuel Grumbach 已提交
1368 1369
			iwl_write32(trans, HBUS_TARG_MEM_WDAT,
				    vals ? vals[offs] : 0);
1370
		iwl_trans_release_nic_access(trans, &flags);
1371 1372 1373 1374 1375
	} else {
		ret = -EBUSY;
	}
	return ret;
}
1376

1377 1378
#define IWL_FLUSH_WAIT_MS	2000

1379
static int iwl_trans_pcie_wait_txq_empty(struct iwl_trans *trans, u32 txq_bm)
1380
{
1381
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1382
	struct iwl_txq *txq;
1383 1384 1385
	struct iwl_queue *q;
	int cnt;
	unsigned long now = jiffies;
1386 1387
	u32 scd_sram_addr;
	u8 buf[16];
1388 1389 1390
	int ret = 0;

	/* waiting for all the tx frames complete might take a while */
1391
	for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
1392 1393
		u8 wr_ptr;

W
Wey-Yi Guy 已提交
1394
		if (cnt == trans_pcie->cmd_queue)
1395
			continue;
1396 1397 1398 1399
		if (!test_bit(cnt, trans_pcie->queue_used))
			continue;
		if (!(BIT(cnt) & txq_bm))
			continue;
1400 1401

		IWL_DEBUG_TX_QUEUES(trans, "Emptying queue %d...\n", cnt);
1402
		txq = &trans_pcie->txq[cnt];
1403
		q = &txq->q;
1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414
		wr_ptr = ACCESS_ONCE(q->write_ptr);

		while (q->read_ptr != ACCESS_ONCE(q->write_ptr) &&
		       !time_after(jiffies,
				   now + msecs_to_jiffies(IWL_FLUSH_WAIT_MS))) {
			u8 write_ptr = ACCESS_ONCE(q->write_ptr);

			if (WARN_ONCE(wr_ptr != write_ptr,
				      "WR pointer moved while flushing %d -> %d\n",
				      wr_ptr, write_ptr))
				return -ETIMEDOUT;
1415
			msleep(1);
1416
		}
1417 1418

		if (q->read_ptr != q->write_ptr) {
1419 1420
			IWL_ERR(trans,
				"fail to flush all tx fifo queues Q %d\n", cnt);
1421 1422 1423
			ret = -ETIMEDOUT;
			break;
		}
1424
		IWL_DEBUG_TX_QUEUES(trans, "Queue %d is now empty.\n", cnt);
1425
	}
1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458

	if (!ret)
		return 0;

	IWL_ERR(trans, "Current SW read_ptr %d write_ptr %d\n",
		txq->q.read_ptr, txq->q.write_ptr);

	scd_sram_addr = trans_pcie->scd_base_addr +
			SCD_TX_STTS_QUEUE_OFFSET(txq->q.id);
	iwl_trans_read_mem_bytes(trans, scd_sram_addr, buf, sizeof(buf));

	iwl_print_hex_error(trans, buf, sizeof(buf));

	for (cnt = 0; cnt < FH_TCSR_CHNL_NUM; cnt++)
		IWL_ERR(trans, "FH TRBs(%d) = 0x%08x\n", cnt,
			iwl_read_direct32(trans, FH_TX_TRB_REG(cnt)));

	for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
		u32 status = iwl_read_prph(trans, SCD_QUEUE_STATUS_BITS(cnt));
		u8 fifo = (status >> SCD_QUEUE_STTS_REG_POS_TXF) & 0x7;
		bool active = !!(status & BIT(SCD_QUEUE_STTS_REG_POS_ACTIVE));
		u32 tbl_dw =
			iwl_trans_read_mem32(trans, trans_pcie->scd_base_addr +
					     SCD_TRANS_TBL_OFFSET_QUEUE(cnt));

		if (cnt & 0x1)
			tbl_dw = (tbl_dw & 0xFFFF0000) >> 16;
		else
			tbl_dw = tbl_dw & 0x0000FFFF;

		IWL_ERR(trans,
			"Q %d is %sactive and mapped to fifo %d ra_tid 0x%04x [%d,%d]\n",
			cnt, active ? "" : "in", fifo, tbl_dw,
1459 1460
			iwl_read_prph(trans, SCD_QUEUE_RDPTR(cnt)) &
				(TFD_QUEUE_SIZE_MAX - 1),
1461 1462 1463
			iwl_read_prph(trans, SCD_QUEUE_WRPTR(cnt)));
	}

1464 1465 1466
	return ret;
}

1467 1468 1469
static void iwl_trans_pcie_set_bits_mask(struct iwl_trans *trans, u32 reg,
					 u32 mask, u32 value)
{
1470
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1471 1472
	unsigned long flags;

1473
	spin_lock_irqsave(&trans_pcie->reg_lock, flags);
1474
	__iwl_trans_pcie_set_bits_mask(trans, reg, mask, value);
1475
	spin_unlock_irqrestore(&trans_pcie->reg_lock, flags);
1476 1477
}

1478 1479
static const char *get_csr_string(int cmd)
{
J
Johannes Berg 已提交
1480
#define IWL_CMD(x) case x: return #x
1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503
	switch (cmd) {
	IWL_CMD(CSR_HW_IF_CONFIG_REG);
	IWL_CMD(CSR_INT_COALESCING);
	IWL_CMD(CSR_INT);
	IWL_CMD(CSR_INT_MASK);
	IWL_CMD(CSR_FH_INT_STATUS);
	IWL_CMD(CSR_GPIO_IN);
	IWL_CMD(CSR_RESET);
	IWL_CMD(CSR_GP_CNTRL);
	IWL_CMD(CSR_HW_REV);
	IWL_CMD(CSR_EEPROM_REG);
	IWL_CMD(CSR_EEPROM_GP);
	IWL_CMD(CSR_OTP_GP_REG);
	IWL_CMD(CSR_GIO_REG);
	IWL_CMD(CSR_GP_UCODE_REG);
	IWL_CMD(CSR_GP_DRIVER_REG);
	IWL_CMD(CSR_UCODE_DRV_GP1);
	IWL_CMD(CSR_UCODE_DRV_GP2);
	IWL_CMD(CSR_LED_REG);
	IWL_CMD(CSR_DRAM_INT_TBL_REG);
	IWL_CMD(CSR_GIO_CHICKEN_BITS);
	IWL_CMD(CSR_ANA_PLL_CFG);
	IWL_CMD(CSR_HW_REV_WA_REG);
1504
	IWL_CMD(CSR_MONITOR_STATUS_REG);
1505 1506 1507 1508
	IWL_CMD(CSR_DBG_HPET_MEM_REG);
	default:
		return "UNKNOWN";
	}
J
Johannes Berg 已提交
1509
#undef IWL_CMD
1510 1511
}

1512
void iwl_pcie_dump_csr(struct iwl_trans *trans)
1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536
{
	int i;
	static const u32 csr_tbl[] = {
		CSR_HW_IF_CONFIG_REG,
		CSR_INT_COALESCING,
		CSR_INT,
		CSR_INT_MASK,
		CSR_FH_INT_STATUS,
		CSR_GPIO_IN,
		CSR_RESET,
		CSR_GP_CNTRL,
		CSR_HW_REV,
		CSR_EEPROM_REG,
		CSR_EEPROM_GP,
		CSR_OTP_GP_REG,
		CSR_GIO_REG,
		CSR_GP_UCODE_REG,
		CSR_GP_DRIVER_REG,
		CSR_UCODE_DRV_GP1,
		CSR_UCODE_DRV_GP2,
		CSR_LED_REG,
		CSR_DRAM_INT_TBL_REG,
		CSR_GIO_CHICKEN_BITS,
		CSR_ANA_PLL_CFG,
1537
		CSR_MONITOR_STATUS_REG,
1538 1539 1540 1541 1542 1543 1544 1545 1546
		CSR_HW_REV_WA_REG,
		CSR_DBG_HPET_MEM_REG
	};
	IWL_ERR(trans, "CSR values:\n");
	IWL_ERR(trans, "(2nd byte of CSR_INT_COALESCING is "
		"CSR_INT_PERIODIC_REG)\n");
	for (i = 0; i <  ARRAY_SIZE(csr_tbl); i++) {
		IWL_ERR(trans, "  %25s: 0X%08x\n",
			get_csr_string(csr_tbl[i]),
1547
			iwl_read32(trans, csr_tbl[i]));
1548 1549 1550
	}
}

1551 1552 1553
#ifdef CONFIG_IWLWIFI_DEBUGFS
/* create and remove of files */
#define DEBUGFS_ADD_FILE(name, parent, mode) do {			\
1554
	if (!debugfs_create_file(#name, mode, parent, trans,		\
1555
				 &iwl_dbgfs_##name##_ops))		\
1556
		goto err;						\
1557 1558 1559 1560 1561 1562
} while (0)

/* file operation */
#define DEBUGFS_READ_FILE_OPS(name)					\
static const struct file_operations iwl_dbgfs_##name##_ops = {		\
	.read = iwl_dbgfs_##name##_read,				\
1563
	.open = simple_open,						\
1564 1565 1566
	.llseek = generic_file_llseek,					\
};

1567 1568 1569
#define DEBUGFS_WRITE_FILE_OPS(name)                                    \
static const struct file_operations iwl_dbgfs_##name##_ops = {          \
	.write = iwl_dbgfs_##name##_write,                              \
1570
	.open = simple_open,						\
1571 1572 1573
	.llseek = generic_file_llseek,					\
};

1574 1575 1576 1577
#define DEBUGFS_READ_WRITE_FILE_OPS(name)				\
static const struct file_operations iwl_dbgfs_##name##_ops = {		\
	.write = iwl_dbgfs_##name##_write,				\
	.read = iwl_dbgfs_##name##_read,				\
1578
	.open = simple_open,						\
1579 1580 1581 1582
	.llseek = generic_file_llseek,					\
};

static ssize_t iwl_dbgfs_tx_queue_read(struct file *file,
1583 1584
				       char __user *user_buf,
				       size_t count, loff_t *ppos)
1585
{
1586
	struct iwl_trans *trans = file->private_data;
1587
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1588
	struct iwl_txq *txq;
1589 1590 1591 1592 1593
	struct iwl_queue *q;
	char *buf;
	int pos = 0;
	int cnt;
	int ret;
1594 1595
	size_t bufsz;

1596
	bufsz = sizeof(char) * 64 * trans->cfg->base_params->num_of_queues;
1597

J
Johannes Berg 已提交
1598
	if (!trans_pcie->txq)
1599
		return -EAGAIN;
J
Johannes Berg 已提交
1600

1601 1602 1603 1604
	buf = kzalloc(bufsz, GFP_KERNEL);
	if (!buf)
		return -ENOMEM;

1605
	for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
1606
		txq = &trans_pcie->txq[cnt];
1607 1608
		q = &txq->q;
		pos += scnprintf(buf + pos, bufsz - pos,
1609
				"hwq %.2d: read=%u write=%u use=%d stop=%d need_update=%d%s\n",
1610
				cnt, q->read_ptr, q->write_ptr,
1611
				!!test_bit(cnt, trans_pcie->queue_used),
1612 1613 1614
				 !!test_bit(cnt, trans_pcie->queue_stopped),
				 txq->need_update,
				 (cnt == trans_pcie->cmd_queue ? " HCMD" : ""));
1615 1616 1617 1618 1619 1620 1621
	}
	ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos);
	kfree(buf);
	return ret;
}

static ssize_t iwl_dbgfs_rx_queue_read(struct file *file,
1622 1623 1624
				       char __user *user_buf,
				       size_t count, loff_t *ppos)
{
1625
	struct iwl_trans *trans = file->private_data;
1626
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1627
	struct iwl_rxq *rxq = &trans_pcie->rxq;
1628 1629 1630 1631 1632 1633 1634 1635
	char buf[256];
	int pos = 0;
	const size_t bufsz = sizeof(buf);

	pos += scnprintf(buf + pos, bufsz - pos, "read: %u\n",
						rxq->read);
	pos += scnprintf(buf + pos, bufsz - pos, "write: %u\n",
						rxq->write);
1636 1637 1638 1639
	pos += scnprintf(buf + pos, bufsz - pos, "write_actual: %u\n",
						rxq->write_actual);
	pos += scnprintf(buf + pos, bufsz - pos, "need_update: %d\n",
						rxq->need_update);
1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651
	pos += scnprintf(buf + pos, bufsz - pos, "free_count: %u\n",
						rxq->free_count);
	if (rxq->rb_stts) {
		pos += scnprintf(buf + pos, bufsz - pos, "closed_rb_num: %u\n",
			 le16_to_cpu(rxq->rb_stts->closed_rb_num) &  0x0FFF);
	} else {
		pos += scnprintf(buf + pos, bufsz - pos,
					"closed_rb_num: Not Allocated\n");
	}
	return simple_read_from_buffer(user_buf, count, ppos, buf, pos);
}

1652 1653
static ssize_t iwl_dbgfs_interrupt_read(struct file *file,
					char __user *user_buf,
1654 1655
					size_t count, loff_t *ppos)
{
1656
	struct iwl_trans *trans = file->private_data;
1657
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1658 1659 1660 1661 1662 1663 1664 1665
	struct isr_statistics *isr_stats = &trans_pcie->isr_stats;

	int pos = 0;
	char *buf;
	int bufsz = 24 * 64; /* 24 items * 64 char per item */
	ssize_t ret;

	buf = kzalloc(bufsz, GFP_KERNEL);
J
Johannes Berg 已提交
1666
	if (!buf)
1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714
		return -ENOMEM;

	pos += scnprintf(buf + pos, bufsz - pos,
			"Interrupt Statistics Report:\n");

	pos += scnprintf(buf + pos, bufsz - pos, "HW Error:\t\t\t %u\n",
		isr_stats->hw);
	pos += scnprintf(buf + pos, bufsz - pos, "SW Error:\t\t\t %u\n",
		isr_stats->sw);
	if (isr_stats->sw || isr_stats->hw) {
		pos += scnprintf(buf + pos, bufsz - pos,
			"\tLast Restarting Code:  0x%X\n",
			isr_stats->err_code);
	}
#ifdef CONFIG_IWLWIFI_DEBUG
	pos += scnprintf(buf + pos, bufsz - pos, "Frame transmitted:\t\t %u\n",
		isr_stats->sch);
	pos += scnprintf(buf + pos, bufsz - pos, "Alive interrupt:\t\t %u\n",
		isr_stats->alive);
#endif
	pos += scnprintf(buf + pos, bufsz - pos,
		"HW RF KILL switch toggled:\t %u\n", isr_stats->rfkill);

	pos += scnprintf(buf + pos, bufsz - pos, "CT KILL:\t\t\t %u\n",
		isr_stats->ctkill);

	pos += scnprintf(buf + pos, bufsz - pos, "Wakeup Interrupt:\t\t %u\n",
		isr_stats->wakeup);

	pos += scnprintf(buf + pos, bufsz - pos,
		"Rx command responses:\t\t %u\n", isr_stats->rx);

	pos += scnprintf(buf + pos, bufsz - pos, "Tx/FH interrupt:\t\t %u\n",
		isr_stats->tx);

	pos += scnprintf(buf + pos, bufsz - pos, "Unexpected INTA:\t\t %u\n",
		isr_stats->unhandled);

	ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos);
	kfree(buf);
	return ret;
}

static ssize_t iwl_dbgfs_interrupt_write(struct file *file,
					 const char __user *user_buf,
					 size_t count, loff_t *ppos)
{
	struct iwl_trans *trans = file->private_data;
1715
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733
	struct isr_statistics *isr_stats = &trans_pcie->isr_stats;

	char buf[8];
	int buf_size;
	u32 reset_flag;

	memset(buf, 0, sizeof(buf));
	buf_size = min(count, sizeof(buf) -  1);
	if (copy_from_user(buf, user_buf, buf_size))
		return -EFAULT;
	if (sscanf(buf, "%x", &reset_flag) != 1)
		return -EFAULT;
	if (reset_flag == 0)
		memset(isr_stats, 0, sizeof(*isr_stats));

	return count;
}

1734
static ssize_t iwl_dbgfs_csr_write(struct file *file,
1735 1736
				   const char __user *user_buf,
				   size_t count, loff_t *ppos)
1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749
{
	struct iwl_trans *trans = file->private_data;
	char buf[8];
	int buf_size;
	int csr;

	memset(buf, 0, sizeof(buf));
	buf_size = min(count, sizeof(buf) -  1);
	if (copy_from_user(buf, user_buf, buf_size))
		return -EFAULT;
	if (sscanf(buf, "%d", &csr) != 1)
		return -EFAULT;

1750
	iwl_pcie_dump_csr(trans);
1751 1752 1753 1754 1755

	return count;
}

static ssize_t iwl_dbgfs_fh_reg_read(struct file *file,
1756 1757
				     char __user *user_buf,
				     size_t count, loff_t *ppos)
1758 1759
{
	struct iwl_trans *trans = file->private_data;
1760
	char *buf = NULL;
1761
	ssize_t ret;
1762

1763 1764 1765 1766 1767 1768 1769
	ret = iwl_dump_fh(trans, &buf);
	if (ret < 0)
		return ret;
	if (!buf)
		return -EINVAL;
	ret = simple_read_from_buffer(user_buf, count, ppos, buf, ret);
	kfree(buf);
1770 1771 1772
	return ret;
}

1773
DEBUGFS_READ_WRITE_FILE_OPS(interrupt);
1774
DEBUGFS_READ_FILE_OPS(fh_reg);
1775 1776
DEBUGFS_READ_FILE_OPS(rx_queue);
DEBUGFS_READ_FILE_OPS(tx_queue);
1777
DEBUGFS_WRITE_FILE_OPS(csr);
1778 1779 1780 1781 1782 1783

/*
 * Create the debugfs files and directories
 *
 */
static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans,
1784
					 struct dentry *dir)
1785 1786 1787
{
	DEBUGFS_ADD_FILE(rx_queue, dir, S_IRUSR);
	DEBUGFS_ADD_FILE(tx_queue, dir, S_IRUSR);
1788
	DEBUGFS_ADD_FILE(interrupt, dir, S_IWUSR | S_IRUSR);
1789 1790
	DEBUGFS_ADD_FILE(csr, dir, S_IWUSR);
	DEBUGFS_ADD_FILE(fh_reg, dir, S_IRUSR);
1791
	return 0;
1792 1793 1794 1795

err:
	IWL_ERR(trans, "failed to create the trans debugfs entry\n");
	return -ENOMEM;
1796
}
1797 1798 1799 1800 1801 1802 1803
#else
static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans,
					 struct dentry *dir)
{
	return 0;
}
#endif /*CONFIG_IWLWIFI_DEBUGFS */
1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815

static u32 iwl_trans_pcie_get_cmdlen(struct iwl_tfd *tfd)
{
	u32 cmdlen = 0;
	int i;

	for (i = 0; i < IWL_NUM_OF_TBS; i++)
		cmdlen += iwl_pcie_tfd_tb_get_len(tfd, i);

	return cmdlen;
}

1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930
static const struct {
	u32 start, end;
} iwl_prph_dump_addr[] = {
	{ .start = 0x00a00000, .end = 0x00a00000 },
	{ .start = 0x00a0000c, .end = 0x00a00024 },
	{ .start = 0x00a0002c, .end = 0x00a0003c },
	{ .start = 0x00a00410, .end = 0x00a00418 },
	{ .start = 0x00a00420, .end = 0x00a00420 },
	{ .start = 0x00a00428, .end = 0x00a00428 },
	{ .start = 0x00a00430, .end = 0x00a0043c },
	{ .start = 0x00a00444, .end = 0x00a00444 },
	{ .start = 0x00a004c0, .end = 0x00a004cc },
	{ .start = 0x00a004d8, .end = 0x00a004d8 },
	{ .start = 0x00a004e0, .end = 0x00a004f0 },
	{ .start = 0x00a00840, .end = 0x00a00840 },
	{ .start = 0x00a00850, .end = 0x00a00858 },
	{ .start = 0x00a01004, .end = 0x00a01008 },
	{ .start = 0x00a01010, .end = 0x00a01010 },
	{ .start = 0x00a01018, .end = 0x00a01018 },
	{ .start = 0x00a01024, .end = 0x00a01024 },
	{ .start = 0x00a0102c, .end = 0x00a01034 },
	{ .start = 0x00a0103c, .end = 0x00a01040 },
	{ .start = 0x00a01048, .end = 0x00a01094 },
	{ .start = 0x00a01c00, .end = 0x00a01c20 },
	{ .start = 0x00a01c58, .end = 0x00a01c58 },
	{ .start = 0x00a01c7c, .end = 0x00a01c7c },
	{ .start = 0x00a01c28, .end = 0x00a01c54 },
	{ .start = 0x00a01c5c, .end = 0x00a01c5c },
	{ .start = 0x00a01c84, .end = 0x00a01c84 },
	{ .start = 0x00a01ce0, .end = 0x00a01d0c },
	{ .start = 0x00a01d18, .end = 0x00a01d20 },
	{ .start = 0x00a01d2c, .end = 0x00a01d30 },
	{ .start = 0x00a01d40, .end = 0x00a01d5c },
	{ .start = 0x00a01d80, .end = 0x00a01d80 },
	{ .start = 0x00a01d98, .end = 0x00a01d98 },
	{ .start = 0x00a01dc0, .end = 0x00a01dfc },
	{ .start = 0x00a01e00, .end = 0x00a01e2c },
	{ .start = 0x00a01e40, .end = 0x00a01e60 },
	{ .start = 0x00a01e84, .end = 0x00a01e90 },
	{ .start = 0x00a01e9c, .end = 0x00a01ec4 },
	{ .start = 0x00a01ed0, .end = 0x00a01ed0 },
	{ .start = 0x00a01f00, .end = 0x00a01f14 },
	{ .start = 0x00a01f44, .end = 0x00a01f58 },
	{ .start = 0x00a01f80, .end = 0x00a01fa8 },
	{ .start = 0x00a01fb0, .end = 0x00a01fbc },
	{ .start = 0x00a01ff8, .end = 0x00a01ffc },
	{ .start = 0x00a02000, .end = 0x00a02048 },
	{ .start = 0x00a02068, .end = 0x00a020f0 },
	{ .start = 0x00a02100, .end = 0x00a02118 },
	{ .start = 0x00a02140, .end = 0x00a0214c },
	{ .start = 0x00a02168, .end = 0x00a0218c },
	{ .start = 0x00a021c0, .end = 0x00a021c0 },
	{ .start = 0x00a02400, .end = 0x00a02410 },
	{ .start = 0x00a02418, .end = 0x00a02420 },
	{ .start = 0x00a02428, .end = 0x00a0242c },
	{ .start = 0x00a02434, .end = 0x00a02434 },
	{ .start = 0x00a02440, .end = 0x00a02460 },
	{ .start = 0x00a02468, .end = 0x00a024b0 },
	{ .start = 0x00a024c8, .end = 0x00a024cc },
	{ .start = 0x00a02500, .end = 0x00a02504 },
	{ .start = 0x00a0250c, .end = 0x00a02510 },
	{ .start = 0x00a02540, .end = 0x00a02554 },
	{ .start = 0x00a02580, .end = 0x00a025f4 },
	{ .start = 0x00a02600, .end = 0x00a0260c },
	{ .start = 0x00a02648, .end = 0x00a02650 },
	{ .start = 0x00a02680, .end = 0x00a02680 },
	{ .start = 0x00a026c0, .end = 0x00a026d0 },
	{ .start = 0x00a02700, .end = 0x00a0270c },
	{ .start = 0x00a02804, .end = 0x00a02804 },
	{ .start = 0x00a02818, .end = 0x00a0281c },
	{ .start = 0x00a02c00, .end = 0x00a02db4 },
	{ .start = 0x00a02df4, .end = 0x00a02fb0 },
	{ .start = 0x00a03000, .end = 0x00a03014 },
	{ .start = 0x00a0301c, .end = 0x00a0302c },
	{ .start = 0x00a03034, .end = 0x00a03038 },
	{ .start = 0x00a03040, .end = 0x00a03048 },
	{ .start = 0x00a03060, .end = 0x00a03068 },
	{ .start = 0x00a03070, .end = 0x00a03074 },
	{ .start = 0x00a0307c, .end = 0x00a0307c },
	{ .start = 0x00a03080, .end = 0x00a03084 },
	{ .start = 0x00a0308c, .end = 0x00a03090 },
	{ .start = 0x00a03098, .end = 0x00a03098 },
	{ .start = 0x00a030a0, .end = 0x00a030a0 },
	{ .start = 0x00a030a8, .end = 0x00a030b4 },
	{ .start = 0x00a030bc, .end = 0x00a030bc },
	{ .start = 0x00a030c0, .end = 0x00a0312c },
	{ .start = 0x00a03c00, .end = 0x00a03c5c },
	{ .start = 0x00a04400, .end = 0x00a04454 },
	{ .start = 0x00a04460, .end = 0x00a04474 },
	{ .start = 0x00a044c0, .end = 0x00a044ec },
	{ .start = 0x00a04500, .end = 0x00a04504 },
	{ .start = 0x00a04510, .end = 0x00a04538 },
	{ .start = 0x00a04540, .end = 0x00a04548 },
	{ .start = 0x00a04560, .end = 0x00a0457c },
	{ .start = 0x00a04590, .end = 0x00a04598 },
	{ .start = 0x00a045c0, .end = 0x00a045f4 },
};

static u32 iwl_trans_pcie_dump_prph(struct iwl_trans *trans,
				    struct iwl_fw_error_dump_data **data)
{
	struct iwl_fw_error_dump_prph *prph;
	unsigned long flags;
	u32 prph_len = 0, i;

	if (!iwl_trans_grab_nic_access(trans, false, &flags))
		return 0;

	for (i = 0; i < ARRAY_SIZE(iwl_prph_dump_addr); i++) {
		/* The range includes both boundaries */
		int num_bytes_in_chunk = iwl_prph_dump_addr[i].end -
			 iwl_prph_dump_addr[i].start + 4;
		int reg;
		__le32 *val;

L
Liad Kaufman 已提交
1931
		prph_len += sizeof(**data) + sizeof(*prph) + num_bytes_in_chunk;
1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952

		(*data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_PRPH);
		(*data)->len = cpu_to_le32(sizeof(*prph) +
					num_bytes_in_chunk);
		prph = (void *)(*data)->data;
		prph->prph_start = cpu_to_le32(iwl_prph_dump_addr[i].start);
		val = (void *)prph->data;

		for (reg = iwl_prph_dump_addr[i].start;
		     reg <= iwl_prph_dump_addr[i].end;
		     reg += 4)
			*val++ = cpu_to_le32(iwl_trans_pcie_read_prph(trans,
								      reg));
		*data = iwl_fw_error_next_data(*data);
	}

	iwl_trans_release_nic_access(trans, &flags);

	return prph_len;
}

1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973
#define IWL_CSR_TO_DUMP (0x250)

static u32 iwl_trans_pcie_dump_csr(struct iwl_trans *trans,
				   struct iwl_fw_error_dump_data **data)
{
	u32 csr_len = sizeof(**data) + IWL_CSR_TO_DUMP;
	__le32 *val;
	int i;

	(*data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_CSR);
	(*data)->len = cpu_to_le32(IWL_CSR_TO_DUMP);
	val = (void *)(*data)->data;

	for (i = 0; i < IWL_CSR_TO_DUMP; i += 4)
		*val++ = cpu_to_le32(iwl_trans_pcie_read32(trans, i));

	*data = iwl_fw_error_next_data(*data);

	return csr_len;
}

1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998
static u32 iwl_trans_pcie_fh_regs_dump(struct iwl_trans *trans,
				       struct iwl_fw_error_dump_data **data)
{
	u32 fh_regs_len = FH_MEM_UPPER_BOUND - FH_MEM_LOWER_BOUND;
	unsigned long flags;
	__le32 *val;
	int i;

	if (!iwl_trans_grab_nic_access(trans, false, &flags))
		return 0;

	(*data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_FH_REGS);
	(*data)->len = cpu_to_le32(fh_regs_len);
	val = (void *)(*data)->data;

	for (i = FH_MEM_LOWER_BOUND; i < FH_MEM_UPPER_BOUND; i += sizeof(u32))
		*val++ = cpu_to_le32(iwl_trans_pcie_read32(trans, i));

	iwl_trans_release_nic_access(trans, &flags);

	*data = iwl_fw_error_next_data(*data);

	return sizeof(**data) + fh_regs_len;
}

1999 2000
static
struct iwl_trans_dump_data *iwl_trans_pcie_dump_data(struct iwl_trans *trans)
2001 2002 2003 2004 2005
{
	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
	struct iwl_fw_error_dump_data *data;
	struct iwl_txq *cmdq = &trans_pcie->txq[trans_pcie->cmd_queue];
	struct iwl_fw_error_dump_txcmd *txcmd;
2006
	struct iwl_trans_dump_data *dump_data;
2007 2008 2009
	u32 len;
	int i, ptr;

2010 2011 2012 2013 2014
	/* transport dump header */
	len = sizeof(*dump_data);

	/* host commands */
	len += sizeof(*data) +
2015 2016
		cmdq->q.n_window * (sizeof(*txcmd) + TFD_MAX_PAYLOAD_SIZE);

2017 2018 2019 2020
	/* CSR registers */
	len += sizeof(*data) + IWL_CSR_TO_DUMP;

	/* PRPH registers */
2021 2022 2023 2024 2025 2026 2027 2028 2029
	for (i = 0; i < ARRAY_SIZE(iwl_prph_dump_addr); i++) {
		/* The range includes both boundaries */
		int num_bytes_in_chunk = iwl_prph_dump_addr[i].end -
			iwl_prph_dump_addr[i].start + 4;

		len += sizeof(*data) + sizeof(struct iwl_fw_error_dump_prph) +
			num_bytes_in_chunk;
	}

2030 2031 2032
	/* FH registers */
	len += sizeof(*data) + (FH_MEM_UPPER_BOUND - FH_MEM_LOWER_BOUND);

2033
	/* FW monitor */
2034
	if (trans_pcie->fw_mon_page)
2035
		len += sizeof(*data) + sizeof(struct iwl_fw_error_dump_fw_mon) +
2036 2037
			trans_pcie->fw_mon_size;

2038 2039 2040
	dump_data = vzalloc(len);
	if (!dump_data)
		return NULL;
2041 2042

	len = 0;
2043
	data = (void *)dump_data->data;
2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067
	data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_TXCMD);
	txcmd = (void *)data->data;
	spin_lock_bh(&cmdq->lock);
	ptr = cmdq->q.write_ptr;
	for (i = 0; i < cmdq->q.n_window; i++) {
		u8 idx = get_cmd_index(&cmdq->q, ptr);
		u32 caplen, cmdlen;

		cmdlen = iwl_trans_pcie_get_cmdlen(&cmdq->tfds[ptr]);
		caplen = min_t(u32, TFD_MAX_PAYLOAD_SIZE, cmdlen);

		if (cmdlen) {
			len += sizeof(*txcmd) + caplen;
			txcmd->cmdlen = cpu_to_le32(cmdlen);
			txcmd->caplen = cpu_to_le32(caplen);
			memcpy(txcmd->data, cmdq->entries[idx].cmd, caplen);
			txcmd = (void *)((u8 *)txcmd->data + caplen);
		}

		ptr = iwl_queue_dec_wrap(ptr);
	}
	spin_unlock_bh(&cmdq->lock);

	data->len = cpu_to_le32(len);
2068
	len += sizeof(*data);
2069 2070 2071
	data = iwl_fw_error_next_data(data);

	len += iwl_trans_pcie_dump_prph(trans, &data);
2072
	len += iwl_trans_pcie_dump_csr(trans, &data);
2073
	len += iwl_trans_pcie_fh_regs_dump(trans, &data);
2074
	/* data is already pointing to the next section */
2075 2076

	if (trans_pcie->fw_mon_page) {
2077
		struct iwl_fw_error_dump_fw_mon *fw_mon_data;
2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105

		data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_FW_MONITOR);
		data->len = cpu_to_le32(trans_pcie->fw_mon_size +
					sizeof(*fw_mon_data));
		fw_mon_data = (void *)data->data;
		fw_mon_data->fw_mon_wr_ptr =
			cpu_to_le32(iwl_read_prph(trans, MON_BUFF_WRPTR));
		fw_mon_data->fw_mon_cycle_cnt =
			cpu_to_le32(iwl_read_prph(trans, MON_BUFF_CYCLE_CNT));
		fw_mon_data->fw_mon_base_ptr =
			cpu_to_le32(iwl_read_prph(trans, MON_BUFF_BASE_ADDR));

		/*
		 * The firmware is now asserted, it won't write anything to
		 * the buffer. CPU can take ownership to fetch the data.
		 * The buffer will be handed back to the device before the
		 * firmware will be restarted.
		 */
		dma_sync_single_for_cpu(trans->dev, trans_pcie->fw_mon_phys,
					trans_pcie->fw_mon_size,
					DMA_FROM_DEVICE);
		memcpy(fw_mon_data->data, page_address(trans_pcie->fw_mon_page),
		       trans_pcie->fw_mon_size);

		len += sizeof(*data) + sizeof(*fw_mon_data) +
			trans_pcie->fw_mon_size;
	}

2106 2107 2108
	dump_data->len = len;

	return dump_data;
2109
}
2110

2111
static const struct iwl_trans_ops trans_ops_pcie = {
2112
	.start_hw = iwl_trans_pcie_start_hw,
2113
	.op_mode_leave = iwl_trans_pcie_op_mode_leave,
2114
	.fw_alive = iwl_trans_pcie_fw_alive,
2115
	.start_fw = iwl_trans_pcie_start_fw,
2116
	.stop_device = iwl_trans_pcie_stop_device,
2117

2118 2119
	.d3_suspend = iwl_trans_pcie_d3_suspend,
	.d3_resume = iwl_trans_pcie_d3_resume,
2120

2121
	.send_cmd = iwl_trans_pcie_send_hcmd,
2122

2123
	.tx = iwl_trans_pcie_tx,
2124
	.reclaim = iwl_trans_pcie_reclaim,
2125

2126
	.txq_disable = iwl_trans_pcie_txq_disable,
2127
	.txq_enable = iwl_trans_pcie_txq_enable,
2128

2129
	.dbgfs_register = iwl_trans_pcie_dbgfs_register,
2130

2131
	.wait_tx_queue_empty = iwl_trans_pcie_wait_txq_empty,
2132

2133 2134 2135
	.write8 = iwl_trans_pcie_write8,
	.write32 = iwl_trans_pcie_write32,
	.read32 = iwl_trans_pcie_read32,
2136 2137
	.read_prph = iwl_trans_pcie_read_prph,
	.write_prph = iwl_trans_pcie_write_prph,
2138 2139
	.read_mem = iwl_trans_pcie_read_mem,
	.write_mem = iwl_trans_pcie_write_mem,
2140
	.configure = iwl_trans_pcie_configure,
D
Don Fry 已提交
2141
	.set_pmi = iwl_trans_pcie_set_pmi,
2142
	.grab_nic_access = iwl_trans_pcie_grab_nic_access,
2143 2144
	.release_nic_access = iwl_trans_pcie_release_nic_access,
	.set_bits_mask = iwl_trans_pcie_set_bits_mask,
2145 2146

	.dump_data = iwl_trans_pcie_dump_data,
2147
};
2148

2149
struct iwl_trans *iwl_trans_pcie_alloc(struct pci_dev *pdev,
2150 2151
				       const struct pci_device_id *ent,
				       const struct iwl_cfg *cfg)
2152 2153 2154 2155 2156 2157 2158
{
	struct iwl_trans_pcie *trans_pcie;
	struct iwl_trans *trans;
	u16 pci_cmd;
	int err;

	trans = kzalloc(sizeof(struct iwl_trans) +
2159
			sizeof(struct iwl_trans_pcie), GFP_KERNEL);
2160 2161 2162 2163
	if (!trans) {
		err = -ENOMEM;
		goto out;
	}
2164 2165 2166 2167

	trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);

	trans->ops = &trans_ops_pcie;
2168
	trans->cfg = cfg;
2169
	trans_lockdep_init(trans);
2170
	trans_pcie->trans = trans;
J
Johannes Berg 已提交
2171
	spin_lock_init(&trans_pcie->irq_lock);
2172
	spin_lock_init(&trans_pcie->reg_lock);
2173
	init_waitqueue_head(&trans_pcie->ucode_write_waitq);
2174

J
Johannes Berg 已提交
2175 2176 2177 2178
	err = pci_enable_device(pdev);
	if (err)
		goto out_no_pci;

2179 2180 2181 2182 2183 2184 2185 2186 2187 2188
	if (!cfg->base_params->pcie_l1_allowed) {
		/*
		 * W/A - seems to solve weird behavior. We need to remove this
		 * if we don't want to stay in L1 all the time. This wastes a
		 * lot of power.
		 */
		pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S |
				       PCIE_LINK_STATE_L1 |
				       PCIE_LINK_STATE_CLKPM);
	}
2189 2190 2191 2192 2193 2194 2195 2196 2197 2198

	pci_set_master(pdev);

	err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
	if (!err)
		err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
	if (err) {
		err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
		if (!err)
			err = pci_set_consistent_dma_mask(pdev,
2199
							  DMA_BIT_MASK(32));
2200 2201
		/* both attempts failed: */
		if (err) {
2202
			dev_err(&pdev->dev, "No suitable DMA available\n");
2203 2204 2205 2206 2207 2208
			goto out_pci_disable_device;
		}
	}

	err = pci_request_regions(pdev, DRV_NAME);
	if (err) {
2209
		dev_err(&pdev->dev, "pci_request_regions failed\n");
2210 2211 2212
		goto out_pci_disable_device;
	}

2213
	trans_pcie->hw_base = pci_ioremap_bar(pdev, 0);
2214
	if (!trans_pcie->hw_base) {
2215
		dev_err(&pdev->dev, "pci_ioremap_bar failed\n");
2216 2217 2218 2219 2220 2221 2222 2223
		err = -ENODEV;
		goto out_pci_release_regions;
	}

	/* We disable the RETRY_TIMEOUT register (0x41) to keep
	 * PCI Tx retries from interfering with C3 CPU state */
	pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);

2224 2225 2226 2227
	trans->dev = &pdev->dev;
	trans_pcie->pci_dev = pdev;
	iwl_disable_interrupts(trans);

2228
	err = pci_enable_msi(pdev);
2229
	if (err) {
2230
		dev_err(&pdev->dev, "pci_enable_msi failed(0X%x)\n", err);
2231 2232 2233 2234 2235 2236 2237
		/* enable rfkill interrupt: hw bug w/a */
		pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
		if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
			pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
			pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
		}
	}
2238

2239
	trans->hw_rev = iwl_read32(trans, CSR_HW_REV);
2240 2241 2242 2243 2244 2245 2246 2247
	/*
	 * In the 8000 HW family the format of the 4 bytes of CSR_HW_REV have
	 * changed, and now the revision step also includes bit 0-1 (no more
	 * "dash" value). To keep hw_rev backwards compatible - we'll store it
	 * in the old format.
	 */
	if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
		trans->hw_rev = (trans->hw_rev & 0xfff0) |
2248
				(CSR_HW_REV_STEP(trans->hw_rev << 2) << 2);
2249

E
Emmanuel Grumbach 已提交
2250
	trans->hw_id = (pdev->device << 16) + pdev->subsystem_device;
2251 2252
	snprintf(trans->hw_id_str, sizeof(trans->hw_id_str),
		 "PCI ID: 0x%04X:0x%04X", pdev->device, pdev->subsystem_device);
2253

2254
	/* Initialize the wait queue for commands */
2255
	init_waitqueue_head(&trans_pcie->wait_command_queue);
2256

2257 2258
	snprintf(trans->dev_cmd_pool_name, sizeof(trans->dev_cmd_pool_name),
		 "iwl_cmd_pool:%s", dev_name(trans->dev));
2259 2260 2261

	trans->dev_cmd_headroom = 0;
	trans->dev_cmd_pool =
2262
		kmem_cache_create(trans->dev_cmd_pool_name,
2263 2264 2265 2266 2267 2268
				  sizeof(struct iwl_device_cmd)
				  + trans->dev_cmd_headroom,
				  sizeof(void *),
				  SLAB_HWCACHE_ALIGN,
				  NULL);

2269 2270
	if (!trans->dev_cmd_pool) {
		err = -ENOMEM;
2271
		goto out_pci_disable_msi;
2272
	}
2273

J
Johannes Berg 已提交
2274 2275 2276
	if (iwl_pcie_alloc_ict(trans))
		goto out_free_cmd_pool;

2277
	err = request_threaded_irq(pdev->irq, iwl_pcie_isr,
2278 2279 2280
				   iwl_pcie_irq_handler,
				   IRQF_SHARED, DRV_NAME, trans);
	if (err) {
J
Johannes Berg 已提交
2281 2282 2283 2284
		IWL_ERR(trans, "Error allocating IRQ %d\n", pdev->irq);
		goto out_free_ict;
	}

2285 2286
	trans_pcie->inta_mask = CSR_INI_SET_MASK;

2287 2288
	return trans;

J
Johannes Berg 已提交
2289 2290 2291 2292
out_free_ict:
	iwl_pcie_free_ict(trans);
out_free_cmd_pool:
	kmem_cache_destroy(trans->dev_cmd_pool);
2293 2294
out_pci_disable_msi:
	pci_disable_msi(pdev);
2295 2296 2297 2298 2299 2300
out_pci_release_regions:
	pci_release_regions(pdev);
out_pci_disable_device:
	pci_disable_device(pdev);
out_no_pci:
	kfree(trans);
2301 2302
out:
	return ERR_PTR(err);
2303
}