i915_gpu_error.c 43.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
/*
 * Copyright (c) 2008 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 * Authors:
 *    Eric Anholt <eric@anholt.net>
 *    Keith Packard <keithp@keithp.com>
 *    Mika Kuoppala <mika.kuoppala@intel.com>
 *
 */

#include <generated/utsrelease.h>
#include "i915_drv.h"

33
static const char *engine_str(int engine)
34
{
35
	switch (engine) {
36 37 38 39
	case RCS: return "render";
	case VCS: return "bsd";
	case BCS: return "blt";
	case VECS: return "vebox";
40
	case VCS2: return "bsd2";
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131
	default: return "";
	}
}

static const char *tiling_flag(int tiling)
{
	switch (tiling) {
	default:
	case I915_TILING_NONE: return "";
	case I915_TILING_X: return " X";
	case I915_TILING_Y: return " Y";
	}
}

static const char *dirty_flag(int dirty)
{
	return dirty ? " dirty" : "";
}

static const char *purgeable_flag(int purgeable)
{
	return purgeable ? " purgeable" : "";
}

static bool __i915_error_ok(struct drm_i915_error_state_buf *e)
{

	if (!e->err && WARN(e->bytes > (e->size - 1), "overflow")) {
		e->err = -ENOSPC;
		return false;
	}

	if (e->bytes == e->size - 1 || e->err)
		return false;

	return true;
}

static bool __i915_error_seek(struct drm_i915_error_state_buf *e,
			      unsigned len)
{
	if (e->pos + len <= e->start) {
		e->pos += len;
		return false;
	}

	/* First vsnprintf needs to fit in its entirety for memmove */
	if (len >= e->size) {
		e->err = -EIO;
		return false;
	}

	return true;
}

static void __i915_error_advance(struct drm_i915_error_state_buf *e,
				 unsigned len)
{
	/* If this is first printf in this window, adjust it so that
	 * start position matches start of the buffer
	 */

	if (e->pos < e->start) {
		const size_t off = e->start - e->pos;

		/* Should not happen but be paranoid */
		if (off > len || e->bytes) {
			e->err = -EIO;
			return;
		}

		memmove(e->buf, e->buf + off, len - off);
		e->bytes = len - off;
		e->pos = e->start;
		return;
	}

	e->bytes += len;
	e->pos += len;
}

static void i915_error_vprintf(struct drm_i915_error_state_buf *e,
			       const char *f, va_list args)
{
	unsigned len;

	if (!__i915_error_ok(e))
		return;

	/* Seek the first printf which is hits start position */
	if (e->pos < e->start) {
132 133 134
		va_list tmp;

		va_copy(tmp, args);
135 136 137 138
		len = vsnprintf(NULL, 0, f, tmp);
		va_end(tmp);

		if (!__i915_error_seek(e, len))
139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179
			return;
	}

	len = vsnprintf(e->buf + e->bytes, e->size - e->bytes, f, args);
	if (len >= e->size - e->bytes)
		len = e->size - e->bytes - 1;

	__i915_error_advance(e, len);
}

static void i915_error_puts(struct drm_i915_error_state_buf *e,
			    const char *str)
{
	unsigned len;

	if (!__i915_error_ok(e))
		return;

	len = strlen(str);

	/* Seek the first printf which is hits start position */
	if (e->pos < e->start) {
		if (!__i915_error_seek(e, len))
			return;
	}

	if (len >= e->size - e->bytes)
		len = e->size - e->bytes - 1;
	memcpy(e->buf + e->bytes, str, len);

	__i915_error_advance(e, len);
}

#define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
#define err_puts(e, s) i915_error_puts(e, s)

static void print_error_buffers(struct drm_i915_error_state_buf *m,
				const char *name,
				struct drm_i915_error_buffer *err,
				int count)
{
180 181
	int i;

182
	err_printf(m, "%s [%d]:\n", name, count);
183 184

	while (count--) {
185 186 187
		err_printf(m, "    %08x_%08x %8u %02x %02x [ ",
			   upper_32_bits(err->gtt_offset),
			   lower_32_bits(err->gtt_offset),
188 189
			   err->size,
			   err->read_domains,
190
			   err->write_domain);
191
		for (i = 0; i < I915_NUM_ENGINES; i++)
192 193 194
			err_printf(m, "%02x ", err->rseqno[i]);

		err_printf(m, "] %02x", err->wseqno);
195 196 197
		err_puts(m, tiling_flag(err->tiling));
		err_puts(m, dirty_flag(err->dirty));
		err_puts(m, purgeable_flag(err->purgeable));
198
		err_puts(m, err->userptr ? " userptr" : "");
199 200
		err_puts(m, err->engine != -1 ? " " : "");
		err_puts(m, engine_str(err->engine));
201
		err_puts(m, i915_cache_level_str(m->i915, err->cache_level));
202 203 204 205 206 207 208 209 210 211 212

		if (err->name)
			err_printf(m, " (name: %d)", err->name);
		if (err->fence_reg != I915_FENCE_REG_NONE)
			err_printf(m, " (fence: %d)", err->fence_reg);

		err_puts(m, "\n");
		err++;
	}
}

213
static const char *hangcheck_action_to_str(enum intel_engine_hangcheck_action a)
214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230
{
	switch (a) {
	case HANGCHECK_IDLE:
		return "idle";
	case HANGCHECK_WAIT:
		return "wait";
	case HANGCHECK_ACTIVE:
		return "active";
	case HANGCHECK_KICK:
		return "kick";
	case HANGCHECK_HUNG:
		return "hung";
	}

	return "unknown";
}

231 232 233
static void error_print_instdone(struct drm_i915_error_state_buf *m,
				 struct drm_i915_error_engine *ee)
{
234 235 236
	int slice;
	int subslice;

237 238 239 240 241 242 243 244 245 246 247 248
	err_printf(m, "  INSTDONE: 0x%08x\n",
		   ee->instdone.instdone);

	if (ee->engine_id != RCS || INTEL_GEN(m->i915) <= 3)
		return;

	err_printf(m, "  SC_INSTDONE: 0x%08x\n",
		   ee->instdone.slice_common);

	if (INTEL_GEN(m->i915) <= 6)
		return;

249 250 251 252 253 254 255 256 257
	for_each_instdone_slice_subslice(m->i915, slice, subslice)
		err_printf(m, "  SAMPLER_INSTDONE[%d][%d]: 0x%08x\n",
			   slice, subslice,
			   ee->instdone.sampler[slice][subslice]);

	for_each_instdone_slice_subslice(m->i915, slice, subslice)
		err_printf(m, "  ROW_INSTDONE[%d][%d]: 0x%08x\n",
			   slice, subslice,
			   ee->instdone.row[slice][subslice]);
258 259
}

260 261
static void error_print_engine(struct drm_i915_error_state_buf *m,
			       struct drm_i915_error_engine *ee)
262
{
263 264
	err_printf(m, "%s command stream:\n", engine_str(ee->engine_id));
	err_printf(m, "  START: 0x%08x\n", ee->start);
265 266 267
	err_printf(m, "  HEAD:  0x%08x\n [0x%08x]", ee->head, ee->rq_head);
	err_printf(m, "  TAIL:  0x%08x [0x%08x, 0x%08x]\n",
		   ee->tail, ee->rq_post, ee->rq_tail);
268
	err_printf(m, "  CTL:   0x%08x\n", ee->ctl);
269
	err_printf(m, "  MODE:  0x%08x\n", ee->mode);
270 271 272 273 274
	err_printf(m, "  HWS:   0x%08x\n", ee->hws);
	err_printf(m, "  ACTHD: 0x%08x %08x\n",
		   (u32)(ee->acthd>>32), (u32)ee->acthd);
	err_printf(m, "  IPEIR: 0x%08x\n", ee->ipeir);
	err_printf(m, "  IPEHR: 0x%08x\n", ee->ipehr);
275 276 277

	error_print_instdone(m, ee);

278 279 280 281 282 283 284 285
	if (ee->batchbuffer) {
		u64 start = ee->batchbuffer->gtt_offset;
		u64 end = start + ee->batchbuffer->gtt_size;

		err_printf(m, "  batch: [0x%08x_%08x, 0x%08x_%08x]\n",
			   upper_32_bits(start), lower_32_bits(start),
			   upper_32_bits(end), lower_32_bits(end));
	}
286
	if (INTEL_GEN(m->i915) >= 4) {
287
		err_printf(m, "  BBADDR: 0x%08x_%08x\n",
288 289 290
			   (u32)(ee->bbaddr>>32), (u32)ee->bbaddr);
		err_printf(m, "  BB_STATE: 0x%08x\n", ee->bbstate);
		err_printf(m, "  INSTPS: 0x%08x\n", ee->instps);
291
	}
292 293 294 295 296 297
	err_printf(m, "  INSTPM: 0x%08x\n", ee->instpm);
	err_printf(m, "  FADDR: 0x%08x %08x\n", upper_32_bits(ee->faddr),
		   lower_32_bits(ee->faddr));
	if (INTEL_GEN(m->i915) >= 6) {
		err_printf(m, "  RC PSMI: 0x%08x\n", ee->rc_psmi);
		err_printf(m, "  FAULT_REG: 0x%08x\n", ee->fault_reg);
298
		err_printf(m, "  SYNC_0: 0x%08x [last synced 0x%08x]\n",
299 300
			   ee->semaphore_mboxes[0],
			   ee->semaphore_seqno[0]);
301
		err_printf(m, "  SYNC_1: 0x%08x [last synced 0x%08x]\n",
302 303 304
			   ee->semaphore_mboxes[1],
			   ee->semaphore_seqno[1]);
		if (HAS_VEBOX(m->i915)) {
305
			err_printf(m, "  SYNC_2: 0x%08x [last synced 0x%08x]\n",
306 307
				   ee->semaphore_mboxes[2],
				   ee->semaphore_seqno[2]);
308
		}
309
	}
310 311
	if (USES_PPGTT(m->i915)) {
		err_printf(m, "  GFX_MODE: 0x%08x\n", ee->vm_info.gfx_mode);
312

313
		if (INTEL_GEN(m->i915) >= 8) {
314 315 316
			int i;
			for (i = 0; i < 4; i++)
				err_printf(m, "  PDP%d: 0x%016llx\n",
317
					   i, ee->vm_info.pdp[i]);
318 319
		} else {
			err_printf(m, "  PP_DIR_BASE: 0x%08x\n",
320
				   ee->vm_info.pp_dir_base);
321 322
		}
	}
323 324 325 326 327
	err_printf(m, "  seqno: 0x%08x\n", ee->seqno);
	err_printf(m, "  last_seqno: 0x%08x\n", ee->last_seqno);
	err_printf(m, "  waiting: %s\n", yesno(ee->waiting));
	err_printf(m, "  ring->head: 0x%08x\n", ee->cpu_ring_head);
	err_printf(m, "  ring->tail: 0x%08x\n", ee->cpu_ring_tail);
328
	err_printf(m, "  hangcheck: %s [%d]\n",
329 330
		   hangcheck_action_to_str(ee->hangcheck_action),
		   ee->hangcheck_score);
331 332 333 334 335 336 337 338 339 340 341
}

void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...)
{
	va_list args;

	va_start(args, f);
	i915_error_vprintf(e, f, args);
	va_end(args);
}

342 343 344 345 346 347 348 349 350 351 352 353 354 355
static void print_error_obj(struct drm_i915_error_state_buf *m,
			    struct drm_i915_error_object *obj)
{
	int page, offset, elt;

	for (page = offset = 0; page < obj->page_count; page++) {
		for (elt = 0; elt < PAGE_SIZE/4; elt++) {
			err_printf(m, "%08x :  %08x\n", offset,
				   obj->pages[page][elt]);
			offset += 4;
		}
	}
}

356 357 358 359 360 361 362 363 364 365
static void err_print_capabilities(struct drm_i915_error_state_buf *m,
				   const struct intel_device_info *info)
{
#define PRINT_FLAG(x)  err_printf(m, #x ": %s\n", yesno(info->x))
#define SEP_SEMICOLON ;
	DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG, SEP_SEMICOLON);
#undef PRINT_FLAG
#undef SEP_SEMICOLON
}

366 367 368 369
int i915_error_state_to_str(struct drm_i915_error_state_buf *m,
			    const struct i915_error_state_file_priv *error_priv)
{
	struct drm_device *dev = error_priv->dev;
370
	struct drm_i915_private *dev_priv = to_i915(dev);
D
David Weinehall 已提交
371
	struct pci_dev *pdev = dev_priv->drm.pdev;
372
	struct drm_i915_error_state *error = error_priv->error;
373
	struct drm_i915_error_object *obj;
374 375
	int i, j, offset, elt;
	int max_hangcheck_score;
376 377 378 379 380 381

	if (!error) {
		err_printf(m, "no error state collected\n");
		goto out;
	}

382
	err_printf(m, "%s\n", error->error_msg);
383 384 385
	err_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
		   error->time.tv_usec);
	err_printf(m, "Kernel: " UTS_RELEASE "\n");
386
	err_print_capabilities(m, &error->device_info);
387
	max_hangcheck_score = 0;
388 389 390
	for (i = 0; i < ARRAY_SIZE(error->engine); i++) {
		if (error->engine[i].hangcheck_score > max_hangcheck_score)
			max_hangcheck_score = error->engine[i].hangcheck_score;
391
	}
392 393 394
	for (i = 0; i < ARRAY_SIZE(error->engine); i++) {
		if (error->engine[i].hangcheck_score == max_hangcheck_score &&
		    error->engine[i].pid != -1) {
395
			err_printf(m, "Active process (on ring %s): %s [%d]\n",
396 397 398
				   engine_str(i),
				   error->engine[i].comm,
				   error->engine[i].pid);
399 400
		}
	}
401
	err_printf(m, "Reset count: %u\n", error->reset_count);
402
	err_printf(m, "Suspend count: %u\n", error->suspend_count);
D
David Weinehall 已提交
403 404
	err_printf(m, "PCI ID: 0x%04x\n", pdev->device);
	err_printf(m, "PCI Revision: 0x%02x\n", pdev->revision);
405
	err_printf(m, "PCI Subsystem: %04x:%04x\n",
D
David Weinehall 已提交
406 407
		   pdev->subsystem_vendor,
		   pdev->subsystem_device);
408
	err_printf(m, "IOMMU enabled?: %d\n", error->iommu);
409 410 411 412 413 414 415 416 417 418 419

	if (HAS_CSR(dev)) {
		struct intel_csr *csr = &dev_priv->csr;

		err_printf(m, "DMC loaded: %s\n",
			   yesno(csr->dmc_payload != NULL));
		err_printf(m, "DMC fw version: %d.%d\n",
			   CSR_VERSION_MAJOR(csr->version),
			   CSR_VERSION_MINOR(csr->version));
	}

420 421
	err_printf(m, "EIR: 0x%08x\n", error->eir);
	err_printf(m, "IER: 0x%08x\n", error->ier);
422 423 424 425 426 427
	if (INTEL_INFO(dev)->gen >= 8) {
		for (i = 0; i < 4; i++)
			err_printf(m, "GTIER gt %d: 0x%08x\n", i,
				   error->gtier[i]);
	} else if (HAS_PCH_SPLIT(dev) || IS_VALLEYVIEW(dev))
		err_printf(m, "GTIER: 0x%08x\n", error->gtier[0]);
428 429 430 431
	err_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er);
	err_printf(m, "FORCEWAKE: 0x%08x\n", error->forcewake);
	err_printf(m, "DERRMR: 0x%08x\n", error->derrmr);
	err_printf(m, "CCID: 0x%08x\n", error->ccid);
432
	err_printf(m, "Missed interrupts: 0x%08lx\n", dev_priv->gpu_error.missed_irq_rings);
433 434 435 436 437 438

	for (i = 0; i < dev_priv->num_fence_regs; i++)
		err_printf(m, "  fence[%d] = %08llx\n", i, error->fence[i]);

	if (INTEL_INFO(dev)->gen >= 6) {
		err_printf(m, "ERROR: 0x%08x\n", error->error);
439 440 441 442 443

		if (INTEL_INFO(dev)->gen >= 8)
			err_printf(m, "FAULT_TLB_DATA: 0x%08x 0x%08x\n",
				   error->fault_data1, error->fault_data0);

444 445 446
		err_printf(m, "DONE_REG: 0x%08x\n", error->done_reg);
	}

447
	if (IS_GEN7(dev))
448 449
		err_printf(m, "ERR_INT: 0x%08x\n", error->err_int);

450 451 452 453
	for (i = 0; i < ARRAY_SIZE(error->engine); i++) {
		if (error->engine[i].engine_id != -1)
			error_print_engine(m, &error->engine[i]);
	}
454

455 456 457
	for (i = 0; i < ARRAY_SIZE(error->active_vm); i++) {
		char buf[128];
		int len, first = 1;
458

459 460 461 462 463 464 465 466 467 468 469 470 471 472 473
		if (!error->active_vm[i])
			break;

		len = scnprintf(buf, sizeof(buf), "Active (");
		for (j = 0; j < ARRAY_SIZE(error->engine); j++) {
			if (error->engine[j].vm != error->active_vm[i])
				continue;

			len += scnprintf(buf + len, sizeof(buf), "%s%s",
					 first ? "" : ", ",
					 dev_priv->engine[j].name);
			first = 0;
		}
		scnprintf(buf + len, sizeof(buf), ")");
		print_error_buffers(m, buf,
474 475 476
				    error->active_bo[i],
				    error->active_bo_count[i]);
	}
477

478 479 480 481
	print_error_buffers(m, "Pinned (global)",
			    error->pinned_bo,
			    error->pinned_bo_count);

482 483 484 485
	for (i = 0; i < ARRAY_SIZE(error->engine); i++) {
		struct drm_i915_error_engine *ee = &error->engine[i];

		obj = ee->batchbuffer;
486
		if (obj) {
487
			err_puts(m, dev_priv->engine[i].name);
488
			if (ee->pid != -1)
489
				err_printf(m, " (submitted by %s [%d])",
490 491
					   ee->comm,
					   ee->pid);
492 493 494
			err_printf(m, " --- gtt_offset = 0x%08x %08x\n",
				   upper_32_bits(obj->gtt_offset),
				   lower_32_bits(obj->gtt_offset));
495 496 497
			print_error_obj(m, obj);
		}

498
		obj = ee->wa_batchbuffer;
499 500
		if (obj) {
			err_printf(m, "%s (w/a) --- gtt_offset = 0x%08x\n",
501
				   dev_priv->engine[i].name,
502
				   lower_32_bits(obj->gtt_offset));
503
			print_error_obj(m, obj);
504 505
		}

506
		if (ee->num_requests) {
507
			err_printf(m, "%s --- %d requests\n",
508
				   dev_priv->engine[i].name,
509 510
				   ee->num_requests);
			for (j = 0; j < ee->num_requests; j++) {
511 512
				err_printf(m, "  pid %d, seqno 0x%08x, emitted %ld, head 0x%08x, tail 0x%08x\n",
					   ee->requests[j].pid,
513 514
					   ee->requests[j].seqno,
					   ee->requests[j].jiffies,
515
					   ee->requests[j].head,
516
					   ee->requests[j].tail);
517 518 519
			}
		}

520 521 522 523
		if (IS_ERR(ee->waiters)) {
			err_printf(m, "%s --- ? waiters [unable to acquire spinlock]\n",
				   dev_priv->engine[i].name);
		} else if (ee->num_waiters) {
524 525
			err_printf(m, "%s --- %d waiters\n",
				   dev_priv->engine[i].name,
526 527
				   ee->num_waiters);
			for (j = 0; j < ee->num_waiters; j++) {
528
				err_printf(m, " seqno 0x%08x for %s [%d]\n",
529 530 531
					   ee->waiters[j].seqno,
					   ee->waiters[j].comm,
					   ee->waiters[j].pid);
532 533 534
			}
		}

535
		if ((obj = ee->ringbuffer)) {
536
			err_printf(m, "%s --- ringbuffer = 0x%08x\n",
537
				   dev_priv->engine[i].name,
538
				   lower_32_bits(obj->gtt_offset));
539
			print_error_obj(m, obj);
540 541
		}

542
		if ((obj = ee->hws_page)) {
543 544 545 546 547 548 549
			u64 hws_offset = obj->gtt_offset;
			u32 *hws_page = &obj->pages[0][0];

			if (i915.enable_execlists) {
				hws_offset += LRC_PPHWSP_PN * PAGE_SIZE;
				hws_page = &obj->pages[LRC_PPHWSP_PN][0];
			}
550
			err_printf(m, "%s --- HW Status = 0x%08llx\n",
551
				   dev_priv->engine[i].name, hws_offset);
552 553 554 555
			offset = 0;
			for (elt = 0; elt < PAGE_SIZE/16; elt += 4) {
				err_printf(m, "[%04x] %08x %08x %08x %08x\n",
					   offset,
556 557 558 559
					   hws_page[elt],
					   hws_page[elt+1],
					   hws_page[elt+2],
					   hws_page[elt+3]);
560
				offset += 16;
561 562 563
			}
		}

564
		obj = ee->wa_ctx;
565 566 567
		if (obj) {
			u64 wa_ctx_offset = obj->gtt_offset;
			u32 *wa_ctx_page = &obj->pages[0][0];
568
			struct intel_engine_cs *engine = &dev_priv->engine[RCS];
569 570
			u32 wa_ctx_size = (engine->wa_ctx.indirect_ctx.size +
					   engine->wa_ctx.per_ctx.size);
571 572

			err_printf(m, "%s --- WA ctx batch buffer = 0x%08llx\n",
573
				   dev_priv->engine[i].name, wa_ctx_offset);
574 575 576 577 578 579 580 581 582 583 584 585
			offset = 0;
			for (elt = 0; elt < wa_ctx_size; elt += 4) {
				err_printf(m, "[%04x] %08x %08x %08x %08x\n",
					   offset,
					   wa_ctx_page[elt + 0],
					   wa_ctx_page[elt + 1],
					   wa_ctx_page[elt + 2],
					   wa_ctx_page[elt + 3]);
				offset += 16;
			}
		}

586
		if ((obj = ee->ctx)) {
587
			err_printf(m, "%s --- HW Context = 0x%08x\n",
588
				   dev_priv->engine[i].name,
589
				   lower_32_bits(obj->gtt_offset));
590
			print_error_obj(m, obj);
591 592 593
		}
	}

594
	if ((obj = error->semaphore)) {
595 596
		err_printf(m, "Semaphore page = 0x%08x\n",
			   lower_32_bits(obj->gtt_offset));
597 598 599 600 601 602 603 604 605 606
		for (elt = 0; elt < PAGE_SIZE/16; elt += 4) {
			err_printf(m, "[%04x] %08x %08x %08x %08x\n",
				   elt * 4,
				   obj->pages[0][elt],
				   obj->pages[0][elt+1],
				   obj->pages[0][elt+2],
				   obj->pages[0][elt+3]);
		}
	}

607 608 609 610 611 612 613 614 615 616 617 618 619 620
	if (error->overlay)
		intel_overlay_print_error_state(m, error->overlay);

	if (error->display)
		intel_display_print_error_state(m, dev, error->display);

out:
	if (m->bytes == 0 && m->err)
		return m->err;

	return 0;
}

int i915_error_state_buf_init(struct drm_i915_error_state_buf *ebuf,
621
			      struct drm_i915_private *i915,
622 623 624
			      size_t count, loff_t pos)
{
	memset(ebuf, 0, sizeof(*ebuf));
625
	ebuf->i915 = i915;
626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670

	/* We need to have enough room to store any i915_error_state printf
	 * so that we can move it to start position.
	 */
	ebuf->size = count + 1 > PAGE_SIZE ? count + 1 : PAGE_SIZE;
	ebuf->buf = kmalloc(ebuf->size,
				GFP_TEMPORARY | __GFP_NORETRY | __GFP_NOWARN);

	if (ebuf->buf == NULL) {
		ebuf->size = PAGE_SIZE;
		ebuf->buf = kmalloc(ebuf->size, GFP_TEMPORARY);
	}

	if (ebuf->buf == NULL) {
		ebuf->size = 128;
		ebuf->buf = kmalloc(ebuf->size, GFP_TEMPORARY);
	}

	if (ebuf->buf == NULL)
		return -ENOMEM;

	ebuf->start = pos;

	return 0;
}

static void i915_error_object_free(struct drm_i915_error_object *obj)
{
	int page;

	if (obj == NULL)
		return;

	for (page = 0; page < obj->page_count; page++)
		kfree(obj->pages[page]);

	kfree(obj);
}

static void i915_error_state_free(struct kref *error_ref)
{
	struct drm_i915_error_state *error = container_of(error_ref,
							  typeof(*error), ref);
	int i;

671 672 673 674 675 676 677 678 679 680 681
	for (i = 0; i < ARRAY_SIZE(error->engine); i++) {
		struct drm_i915_error_engine *ee = &error->engine[i];

		i915_error_object_free(ee->batchbuffer);
		i915_error_object_free(ee->wa_batchbuffer);
		i915_error_object_free(ee->ringbuffer);
		i915_error_object_free(ee->hws_page);
		i915_error_object_free(ee->ctx);
		i915_error_object_free(ee->wa_ctx);

		kfree(ee->requests);
682 683
		if (!IS_ERR_OR_NULL(ee->waiters))
			kfree(ee->waiters);
684 685
	}

686
	i915_error_object_free(error->semaphore);
687

688
	for (i = 0; i < ARRAY_SIZE(error->active_bo); i++)
689 690
		kfree(error->active_bo[i]);
	kfree(error->pinned_bo);
691

692 693 694 695 696 697
	kfree(error->overlay);
	kfree(error->display);
	kfree(error);
}

static struct drm_i915_error_object *
698
i915_error_object_create(struct drm_i915_private *dev_priv,
C
Chris Wilson 已提交
699
			 struct i915_vma *vma)
700
{
701
	struct i915_ggtt *ggtt = &dev_priv->ggtt;
C
Chris Wilson 已提交
702
	struct drm_i915_gem_object *src;
703
	struct drm_i915_error_object *dst;
704
	int num_pages;
705 706
	bool use_ggtt;
	int i = 0;
707
	u64 reloc_offset;
708

C
Chris Wilson 已提交
709 710 711 712 713
	if (!vma)
		return NULL;

	src = vma->obj;
	if (!src->pages)
714 715
		return NULL;

716 717
	num_pages = src->base.size >> PAGE_SHIFT;

718
	dst = kmalloc(sizeof(*dst) + num_pages * sizeof(u32 *), GFP_ATOMIC);
C
Chris Wilson 已提交
719
	if (!dst)
720 721
		return NULL;

722 723 724 725
	dst->gtt_offset = vma->node.start;
	dst->gtt_size = vma->node.size;

	reloc_offset = dst->gtt_offset;
726
	use_ggtt = (src->cache_level == I915_CACHE_NONE &&
C
Chris Wilson 已提交
727
		   (vma->flags & I915_VMA_GLOBAL_BIND) &&
728
		   reloc_offset + num_pages * PAGE_SIZE <= ggtt->mappable_end);
729 730 731 732 733

	/* Cannot access stolen address directly, try to use the aperture */
	if (src->stolen) {
		use_ggtt = true;

C
Chris Wilson 已提交
734
		if (!(vma->flags & I915_VMA_GLOBAL_BIND))
735 736
			goto unwind;

C
Chris Wilson 已提交
737
		reloc_offset = vma->node.start;
738
		if (reloc_offset + num_pages * PAGE_SIZE > ggtt->mappable_end)
739 740 741 742
			goto unwind;
	}

	/* Cannot access snooped pages through the aperture */
743 744
	if (use_ggtt && src->cache_level != I915_CACHE_NONE &&
	    !HAS_LLC(dev_priv))
745 746 747 748
		goto unwind;

	dst->page_count = num_pages;
	while (num_pages--) {
749 750 751 752 753 754 755 756
		unsigned long flags;
		void *d;

		d = kmalloc(PAGE_SIZE, GFP_ATOMIC);
		if (d == NULL)
			goto unwind;

		local_irq_save(flags);
757
		if (use_ggtt) {
758 759 760 761 762 763 764
			void __iomem *s;

			/* Simply ignore tiling or any overlapping fence.
			 * It's part of the error state, and this hopefully
			 * captures what the GPU read.
			 */

765
			s = io_mapping_map_atomic_wc(&ggtt->mappable,
766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784
						     reloc_offset);
			memcpy_fromio(d, s, PAGE_SIZE);
			io_mapping_unmap_atomic(s);
		} else {
			struct page *page;
			void *s;

			page = i915_gem_object_get_page(src, i);

			drm_clflush_pages(&page, 1);

			s = kmap_atomic(page);
			memcpy(d, s, PAGE_SIZE);
			kunmap_atomic(s);

			drm_clflush_pages(&page, 1);
		}
		local_irq_restore(flags);

785
		dst->pages[i++] = d;
786 787 788 789 790 791 792 793 794 795 796 797
		reloc_offset += PAGE_SIZE;
	}

	return dst;

unwind:
	while (i--)
		kfree(dst->pages[i]);
	kfree(dst);
	return NULL;
}

798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815
/* The error capture is special as tries to run underneath the normal
 * locking rules - so we use the raw version of the i915_gem_active lookup.
 */
static inline uint32_t
__active_get_seqno(struct i915_gem_active *active)
{
	return i915_gem_request_get_seqno(__i915_gem_active_peek(active));
}

static inline int
__active_get_engine_id(struct i915_gem_active *active)
{
	struct intel_engine_cs *engine;

	engine = i915_gem_request_get_engine(__i915_gem_active_peek(active));
	return engine ? engine->id : -1;
}

816
static void capture_bo(struct drm_i915_error_buffer *err,
817
		       struct i915_vma *vma)
818
{
819
	struct drm_i915_gem_object *obj = vma->obj;
820
	int i;
821

822 823
	err->size = obj->base.size;
	err->name = obj->base.name;
824

825
	for (i = 0; i < I915_NUM_ENGINES; i++)
826 827 828 829
		err->rseqno[i] = __active_get_seqno(&obj->last_read[i]);
	err->wseqno = __active_get_seqno(&obj->last_write);
	err->engine = __active_get_engine_id(&obj->last_write);

830
	err->gtt_offset = vma->node.start;
831 832
	err->read_domains = obj->base.read_domains;
	err->write_domain = obj->base.write_domain;
833
	err->fence_reg = vma->fence ? vma->fence->id : -1;
834
	err->tiling = i915_gem_object_get_tiling(obj);
835 836
	err->dirty = obj->dirty;
	err->purgeable = obj->madv != I915_MADV_WILLNEED;
837
	err->userptr = obj->userptr.mm != NULL;
838 839 840
	err->cache_level = obj->cache_level;
}

841 842 843
static u32 capture_error_bo(struct drm_i915_error_buffer *err,
			    int count, struct list_head *head,
			    bool pinned_only)
844
{
B
Ben Widawsky 已提交
845
	struct i915_vma *vma;
846 847
	int i = 0;

848
	list_for_each_entry(vma, head, vm_link) {
849 850 851
		if (pinned_only && !i915_vma_is_pinned(vma))
			continue;

852
		capture_bo(err++, vma);
853 854 855 856 857 858 859
		if (++i == count)
			break;
	}

	return i;
}

860 861 862 863 864 865 866 867 868 869
/* Generate a semi-unique error code. The code is not meant to have meaning, The
 * code's only purpose is to try to prevent false duplicated bug reports by
 * grossly estimating a GPU error state.
 *
 * TODO Ideally, hashing the batchbuffer would be a very nice way to determine
 * the hang if we could strip the GTT offset information from it.
 *
 * It's only a small step better than a random number in its current form.
 */
static uint32_t i915_error_generate_code(struct drm_i915_private *dev_priv,
870
					 struct drm_i915_error_state *error,
871
					 int *engine_id)
872 873 874 875 876 877 878 879 880
{
	uint32_t error_code = 0;
	int i;

	/* IPEHR would be an ideal way to detect errors, as it's the gross
	 * measure of "the command that hung." However, has some very common
	 * synchronization commands which almost always appear in the case
	 * strictly a client bug. Use instdone to differentiate those some.
	 */
881
	for (i = 0; i < I915_NUM_ENGINES; i++) {
882 883 884
		if (error->engine[i].hangcheck_action == HANGCHECK_HUNG) {
			if (engine_id)
				*engine_id = i;
885

886 887
			return error->engine[i].ipehr ^
			       error->engine[i].instdone.instdone;
888 889
		}
	}
890 891 892 893

	return error_code;
}

894
static void i915_gem_record_fences(struct drm_i915_private *dev_priv,
895 896 897 898
				   struct drm_i915_error_state *error)
{
	int i;

899
	if (IS_GEN3(dev_priv) || IS_GEN2(dev_priv)) {
900
		for (i = 0; i < dev_priv->num_fence_regs; i++)
901
			error->fence[i] = I915_READ(FENCE_REG(i));
902
	} else if (IS_GEN5(dev_priv) || IS_GEN4(dev_priv)) {
903 904
		for (i = 0; i < dev_priv->num_fence_regs; i++)
			error->fence[i] = I915_READ64(FENCE_REG_965_LO(i));
905
	} else if (INTEL_GEN(dev_priv) >= 6) {
906 907 908
		for (i = 0; i < dev_priv->num_fence_regs; i++)
			error->fence[i] = I915_READ64(FENCE_REG_GEN6_LO(i));
	}
909 910
}

911

912
static void gen8_record_semaphore_state(struct drm_i915_error_state *error,
913
					struct intel_engine_cs *engine,
914
					struct drm_i915_error_engine *ee)
915
{
916
	struct drm_i915_private *dev_priv = engine->i915;
917
	struct intel_engine_cs *to;
918
	enum intel_engine_id id;
919

920
	if (!error->semaphore)
921
		return;
922

923
	for_each_engine_id(to, dev_priv, id) {
924 925 926
		int idx;
		u16 signal_offset;
		u32 *tmp;
927

928
		if (engine == to)
929 930
			continue;

931 932
		signal_offset =
			(GEN8_SIGNAL_OFFSET(engine, id) & (PAGE_SIZE - 1)) / 4;
933
		tmp = error->semaphore->pages[0];
934
		idx = intel_engine_sync_index(engine, to);
935

936 937
		ee->semaphore_mboxes[idx] = tmp[signal_offset];
		ee->semaphore_seqno[idx] = engine->semaphore.sync_seqno[idx];
938 939 940
	}
}

941 942
static void gen6_record_semaphore_state(struct intel_engine_cs *engine,
					struct drm_i915_error_engine *ee)
943
{
944 945 946 947 948 949
	struct drm_i915_private *dev_priv = engine->i915;

	ee->semaphore_mboxes[0] = I915_READ(RING_SYNC_0(engine->mmio_base));
	ee->semaphore_mboxes[1] = I915_READ(RING_SYNC_1(engine->mmio_base));
	ee->semaphore_seqno[0] = engine->semaphore.sync_seqno[0];
	ee->semaphore_seqno[1] = engine->semaphore.sync_seqno[1];
950

951
	if (HAS_VEBOX(dev_priv)) {
952
		ee->semaphore_mboxes[2] =
953
			I915_READ(RING_SYNC_2(engine->mmio_base));
954
		ee->semaphore_seqno[2] = engine->semaphore.sync_seqno[2];
955 956 957
	}
}

958 959
static void error_record_engine_waiters(struct intel_engine_cs *engine,
					struct drm_i915_error_engine *ee)
960 961 962 963 964 965
{
	struct intel_breadcrumbs *b = &engine->breadcrumbs;
	struct drm_i915_error_waiter *waiter;
	struct rb_node *rb;
	int count;

966 967
	ee->num_waiters = 0;
	ee->waiters = NULL;
968

969 970 971 972 973 974 975 976
	if (RB_EMPTY_ROOT(&b->waiters))
		return;

	if (!spin_trylock(&b->lock)) {
		ee->waiters = ERR_PTR(-EDEADLK);
		return;
	}

977 978 979 980 981 982 983 984 985 986 987 988 989
	count = 0;
	for (rb = rb_first(&b->waiters); rb != NULL; rb = rb_next(rb))
		count++;
	spin_unlock(&b->lock);

	waiter = NULL;
	if (count)
		waiter = kmalloc_array(count,
				       sizeof(struct drm_i915_error_waiter),
				       GFP_ATOMIC);
	if (!waiter)
		return;

990 991 992 993 994
	if (!spin_trylock(&b->lock)) {
		kfree(waiter);
		ee->waiters = ERR_PTR(-EDEADLK);
		return;
	}
995

996
	ee->waiters = waiter;
997 998 999 1000 1001 1002 1003 1004
	for (rb = rb_first(&b->waiters); rb; rb = rb_next(rb)) {
		struct intel_wait *w = container_of(rb, typeof(*w), node);

		strcpy(waiter->comm, w->tsk->comm);
		waiter->pid = w->tsk->pid;
		waiter->seqno = w->seqno;
		waiter++;

1005
		if (++ee->num_waiters == count)
1006 1007 1008 1009 1010
			break;
	}
	spin_unlock(&b->lock);
}

1011 1012 1013
static void error_record_engine_registers(struct drm_i915_error_state *error,
					  struct intel_engine_cs *engine,
					  struct drm_i915_error_engine *ee)
1014
{
1015 1016
	struct drm_i915_private *dev_priv = engine->i915;

1017
	if (INTEL_GEN(dev_priv) >= 6) {
1018 1019
		ee->rc_psmi = I915_READ(RING_PSMI_CTL(engine->mmio_base));
		ee->fault_reg = I915_READ(RING_FAULT_REG(engine));
1020
		if (INTEL_GEN(dev_priv) >= 8)
1021
			gen8_record_semaphore_state(error, engine, ee);
1022
		else
1023
			gen6_record_semaphore_state(engine, ee);
1024 1025
	}

1026
	if (INTEL_GEN(dev_priv) >= 4) {
1027 1028 1029 1030 1031
		ee->faddr = I915_READ(RING_DMA_FADD(engine->mmio_base));
		ee->ipeir = I915_READ(RING_IPEIR(engine->mmio_base));
		ee->ipehr = I915_READ(RING_IPEHR(engine->mmio_base));
		ee->instps = I915_READ(RING_INSTPS(engine->mmio_base));
		ee->bbaddr = I915_READ(RING_BBADDR(engine->mmio_base));
1032
		if (INTEL_GEN(dev_priv) >= 8) {
1033 1034
			ee->faddr |= (u64) I915_READ(RING_DMA_FADD_UDW(engine->mmio_base)) << 32;
			ee->bbaddr |= (u64) I915_READ(RING_BBADDR_UDW(engine->mmio_base)) << 32;
1035
		}
1036
		ee->bbstate = I915_READ(RING_BBSTATE(engine->mmio_base));
1037
	} else {
1038 1039 1040
		ee->faddr = I915_READ(DMA_FADD_I8XX);
		ee->ipeir = I915_READ(IPEIR);
		ee->ipehr = I915_READ(IPEHR);
1041 1042
	}

1043 1044
	i915_get_engine_instdone(dev_priv, engine->id, &ee->instdone);

1045 1046
	ee->waiting = intel_engine_has_waiter(engine);
	ee->instpm = I915_READ(RING_INSTPM(engine->mmio_base));
1047
	ee->acthd = intel_engine_get_active_head(engine);
1048 1049 1050 1051 1052 1053
	ee->seqno = intel_engine_get_seqno(engine);
	ee->last_seqno = engine->last_submitted_seqno;
	ee->start = I915_READ_START(engine);
	ee->head = I915_READ_HEAD(engine);
	ee->tail = I915_READ_TAIL(engine);
	ee->ctl = I915_READ_CTL(engine);
1054 1055
	if (INTEL_GEN(dev_priv) > 2)
		ee->mode = I915_READ_MODE(engine);
1056

1057
	if (!HWS_NEEDS_PHYSICAL(dev_priv)) {
1058
		i915_reg_t mmio;
1059

1060
		if (IS_GEN7(dev_priv)) {
1061
			switch (engine->id) {
1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075
			default:
			case RCS:
				mmio = RENDER_HWS_PGA_GEN7;
				break;
			case BCS:
				mmio = BLT_HWS_PGA_GEN7;
				break;
			case VCS:
				mmio = BSD_HWS_PGA_GEN7;
				break;
			case VECS:
				mmio = VEBOX_HWS_PGA_GEN7;
				break;
			}
1076
		} else if (IS_GEN6(engine->i915)) {
1077
			mmio = RING_HWS_PGA_GEN6(engine->mmio_base);
1078 1079
		} else {
			/* XXX: gen8 returns to sanity */
1080
			mmio = RING_HWS_PGA(engine->mmio_base);
1081 1082
		}

1083
		ee->hws = I915_READ(mmio);
1084 1085
	}

1086 1087
	ee->hangcheck_score = engine->hangcheck.score;
	ee->hangcheck_action = engine->hangcheck.action;
1088

1089
	if (USES_PPGTT(dev_priv)) {
1090 1091
		int i;

1092
		ee->vm_info.gfx_mode = I915_READ(RING_MODE_GEN7(engine));
1093

1094
		if (IS_GEN6(dev_priv))
1095
			ee->vm_info.pp_dir_base =
1096
				I915_READ(RING_PP_DIR_BASE_READ(engine));
1097
		else if (IS_GEN7(dev_priv))
1098
			ee->vm_info.pp_dir_base =
1099
				I915_READ(RING_PP_DIR_BASE(engine));
1100
		else if (INTEL_GEN(dev_priv) >= 8)
1101
			for (i = 0; i < 4; i++) {
1102
				ee->vm_info.pdp[i] =
1103
					I915_READ(GEN8_RING_PDP_UDW(engine, i));
1104 1105
				ee->vm_info.pdp[i] <<= 32;
				ee->vm_info.pdp[i] |=
1106
					I915_READ(GEN8_RING_PDP_LDW(engine, i));
1107 1108
			}
	}
1109 1110
}

1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167
static void engine_record_requests(struct intel_engine_cs *engine,
				   struct drm_i915_gem_request *first,
				   struct drm_i915_error_engine *ee)
{
	struct drm_i915_gem_request *request;
	int count;

	count = 0;
	request = first;
	list_for_each_entry_from(request, &engine->request_list, link)
		count++;
	if (!count)
		return;

	ee->requests = kcalloc(count, sizeof(*ee->requests), GFP_ATOMIC);
	if (!ee->requests)
		return;

	ee->num_requests = count;

	count = 0;
	request = first;
	list_for_each_entry_from(request, &engine->request_list, link) {
		struct drm_i915_error_request *erq;

		if (count >= ee->num_requests) {
			/*
			 * If the ring request list was changed in
			 * between the point where the error request
			 * list was created and dimensioned and this
			 * point then just exit early to avoid crashes.
			 *
			 * We don't need to communicate that the
			 * request list changed state during error
			 * state capture and that the error state is
			 * slightly incorrect as a consequence since we
			 * are typically only interested in the request
			 * list state at the point of error state
			 * capture, not in any changes happening during
			 * the capture.
			 */
			break;
		}

		erq = &ee->requests[count++];
		erq->seqno = request->fence.seqno;
		erq->jiffies = request->emitted_jiffies;
		erq->head = request->head;
		erq->tail = request->tail;

		rcu_read_lock();
		erq->pid = request->ctx->pid ? pid_nr(request->ctx->pid) : 0;
		rcu_read_unlock();
	}
	ee->num_requests = count;
}

1168
static void i915_gem_record_rings(struct drm_i915_private *dev_priv,
1169 1170
				  struct drm_i915_error_state *error)
{
1171
	struct i915_ggtt *ggtt = &dev_priv->ggtt;
1172
	int i;
1173

1174
	error->semaphore =
C
Chris Wilson 已提交
1175
		i915_error_object_create(dev_priv, dev_priv->semaphore);
1176

1177
	for (i = 0; i < I915_NUM_ENGINES; i++) {
1178
		struct intel_engine_cs *engine = &dev_priv->engine[i];
1179
		struct drm_i915_error_engine *ee = &error->engine[i];
1180
		struct drm_i915_gem_request *request;
1181

1182 1183
		ee->pid = -1;
		ee->engine_id = -1;
1184

1185
		if (!intel_engine_initialized(engine))
1186 1187
			continue;

1188
		ee->engine_id = i;
1189

1190 1191
		error_record_engine_registers(error, engine, ee);
		error_record_engine_waiters(engine, ee);
1192

1193
		request = i915_gem_find_active_request(engine);
1194
		if (request) {
1195
			struct intel_ring *ring;
1196
			struct pid *pid;
1197

1198
			ee->vm = request->ctx->ppgtt ?
1199
				&request->ctx->ppgtt->base : &ggtt->base;
1200

1201 1202 1203 1204
			/* We need to copy these to an anonymous buffer
			 * as the simplest method to avoid being overwritten
			 * by userspace.
			 */
1205
			ee->batchbuffer =
1206
				i915_error_object_create(dev_priv,
C
Chris Wilson 已提交
1207
							 request->batch);
1208

1209
			if (HAS_BROKEN_CS_TLB(dev_priv))
1210
				ee->wa_batchbuffer =
C
Chris Wilson 已提交
1211 1212
					i915_error_object_create(dev_priv,
								 engine->scratch);
1213

C
Chris Wilson 已提交
1214 1215 1216
			ee->ctx =
				i915_error_object_create(dev_priv,
							 request->ctx->engine[i].state);
1217

1218 1219
			pid = request->ctx->pid;
			if (pid) {
1220 1221 1222
				struct task_struct *task;

				rcu_read_lock();
1223
				task = pid_task(pid, PIDTYPE_PID);
1224
				if (task) {
1225 1226
					strcpy(ee->comm, task->comm);
					ee->pid = task->pid;
1227 1228 1229
				}
				rcu_read_unlock();
			}
1230

1231 1232 1233
			error->simulated |=
				request->ctx->flags & CONTEXT_NO_ERROR_CAPTURE;

1234 1235 1236 1237
			ee->rq_head = request->head;
			ee->rq_post = request->postfix;
			ee->rq_tail = request->tail;

1238 1239 1240
			ring = request->ring;
			ee->cpu_ring_head = ring->head;
			ee->cpu_ring_tail = ring->tail;
1241
			ee->ringbuffer =
C
Chris Wilson 已提交
1242
				i915_error_object_create(dev_priv, ring->vma);
1243 1244

			engine_record_requests(engine, request, ee);
1245
		}
1246

1247
		ee->hws_page =
C
Chris Wilson 已提交
1248 1249
			i915_error_object_create(dev_priv,
						 engine->status_page.vma);
1250

C
Chris Wilson 已提交
1251 1252
		ee->wa_ctx =
			i915_error_object_create(dev_priv, engine->wa_ctx.vma);
1253 1254 1255
	}
}

1256 1257 1258
static void i915_gem_capture_vm(struct drm_i915_private *dev_priv,
				struct drm_i915_error_state *error,
				struct i915_address_space *vm,
1259
				int idx)
1260
{
1261
	struct drm_i915_error_buffer *active_bo;
1262
	struct i915_vma *vma;
1263
	int count;
1264

1265
	count = 0;
1266
	list_for_each_entry(vma, &vm->active_list, vm_link)
1267
		count++;
1268

1269 1270 1271
	active_bo = NULL;
	if (count)
		active_bo = kcalloc(count, sizeof(*active_bo), GFP_ATOMIC);
1272
	if (active_bo)
1273 1274 1275 1276 1277 1278 1279
		count = capture_error_bo(active_bo, count, &vm->active_list, false);
	else
		count = 0;

	error->active_vm[idx] = vm;
	error->active_bo[idx] = active_bo;
	error->active_bo_count[idx] = count;
1280 1281
}

1282 1283
static void i915_capture_active_buffers(struct drm_i915_private *dev_priv,
					struct drm_i915_error_state *error)
1284
{
1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297
	int cnt = 0, i, j;

	BUILD_BUG_ON(ARRAY_SIZE(error->engine) > ARRAY_SIZE(error->active_bo));
	BUILD_BUG_ON(ARRAY_SIZE(error->active_bo) != ARRAY_SIZE(error->active_vm));
	BUILD_BUG_ON(ARRAY_SIZE(error->active_bo) != ARRAY_SIZE(error->active_bo_count));

	/* Scan each engine looking for unique active contexts/vm */
	for (i = 0; i < ARRAY_SIZE(error->engine); i++) {
		struct drm_i915_error_engine *ee = &error->engine[i];
		bool found;

		if (!ee->vm)
			continue;
1298

1299 1300 1301 1302 1303
		found = false;
		for (j = 0; j < i && !found; j++)
			found = error->engine[j].vm == ee->vm;
		if (!found)
			i915_gem_capture_vm(dev_priv, error, ee->vm, cnt++);
1304
	}
1305 1306
}

1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337
static void i915_capture_pinned_buffers(struct drm_i915_private *dev_priv,
					struct drm_i915_error_state *error)
{
	struct i915_address_space *vm = &dev_priv->ggtt.base;
	struct drm_i915_error_buffer *bo;
	struct i915_vma *vma;
	int count_inactive, count_active;

	count_inactive = 0;
	list_for_each_entry(vma, &vm->active_list, vm_link)
		count_inactive++;

	count_active = 0;
	list_for_each_entry(vma, &vm->inactive_list, vm_link)
		count_active++;

	bo = NULL;
	if (count_inactive + count_active)
		bo = kcalloc(count_inactive + count_active,
			     sizeof(*bo), GFP_ATOMIC);
	if (!bo)
		return;

	count_inactive = capture_error_bo(bo, count_inactive,
					  &vm->active_list, true);
	count_active = capture_error_bo(bo + count_inactive, count_active,
					&vm->inactive_list, true);
	error->pinned_bo_count = count_inactive + count_active;
	error->pinned_bo = bo;
}

1338 1339 1340
/* Capture all registers which don't fit into another category. */
static void i915_capture_reg_state(struct drm_i915_private *dev_priv,
				   struct drm_i915_error_state *error)
1341
{
1342
	struct drm_device *dev = &dev_priv->drm;
1343
	int i;
1344

1345 1346 1347 1348 1349 1350 1351
	/* General organization
	 * 1. Registers specific to a single generation
	 * 2. Registers which belong to multiple generations
	 * 3. Feature specific registers.
	 * 4. Everything else
	 * Please try to follow the order.
	 */
1352

1353 1354
	/* 1: Registers specific to a single generation */
	if (IS_VALLEYVIEW(dev)) {
1355
		error->gtier[0] = I915_READ(GTIER);
1356
		error->ier = I915_READ(VLV_IER);
1357
		error->forcewake = I915_READ_FW(FORCEWAKE_VLV);
1358
	}
1359

1360 1361
	if (IS_GEN7(dev))
		error->err_int = I915_READ(GEN7_ERR_INT);
1362

1363 1364 1365 1366 1367
	if (INTEL_INFO(dev)->gen >= 8) {
		error->fault_data0 = I915_READ(GEN8_FAULT_TLB_DATA0);
		error->fault_data1 = I915_READ(GEN8_FAULT_TLB_DATA1);
	}

1368
	if (IS_GEN6(dev)) {
1369
		error->forcewake = I915_READ_FW(FORCEWAKE);
1370 1371 1372
		error->gab_ctl = I915_READ(GAB_CTL);
		error->gfx_mode = I915_READ(GFX_MODE);
	}
1373

1374 1375
	/* 2: Registers which belong to multiple generations */
	if (INTEL_INFO(dev)->gen >= 7)
1376
		error->forcewake = I915_READ_FW(FORCEWAKE_MT);
1377 1378

	if (INTEL_INFO(dev)->gen >= 6) {
1379
		error->derrmr = I915_READ(DERRMR);
1380 1381 1382 1383
		error->error = I915_READ(ERROR_GEN6);
		error->done_reg = I915_READ(DONE_REG);
	}

1384
	/* 3: Feature specific registers */
1385 1386 1387 1388 1389 1390
	if (IS_GEN6(dev) || IS_GEN7(dev)) {
		error->gam_ecochk = I915_READ(GAM_ECOCHK);
		error->gac_eco = I915_READ(GAC_ECO_BITS);
	}

	/* 4: Everything else */
1391 1392 1393
	if (HAS_HW_CONTEXTS(dev))
		error->ccid = I915_READ(CCID);

1394 1395 1396 1397 1398
	if (INTEL_INFO(dev)->gen >= 8) {
		error->ier = I915_READ(GEN8_DE_MISC_IER);
		for (i = 0; i < 4; i++)
			error->gtier[i] = I915_READ(GEN8_GT_IER(i));
	} else if (HAS_PCH_SPLIT(dev)) {
1399
		error->ier = I915_READ(DEIER);
1400
		error->gtier[0] = I915_READ(GTIER);
1401 1402 1403 1404
	} else if (IS_GEN2(dev)) {
		error->ier = I915_READ16(IER);
	} else if (!IS_VALLEYVIEW(dev)) {
		error->ier = I915_READ(IER);
1405 1406 1407
	}
	error->eir = I915_READ(EIR);
	error->pgtbl_er = I915_READ(PGTBL_ER);
1408 1409
}

1410
static void i915_error_capture_msg(struct drm_i915_private *dev_priv,
1411
				   struct drm_i915_error_state *error,
1412
				   u32 engine_mask,
1413
				   const char *error_msg)
1414 1415
{
	u32 ecode;
1416
	int engine_id = -1, len;
1417

1418
	ecode = i915_error_generate_code(dev_priv, error, &engine_id);
1419

1420
	len = scnprintf(error->error_msg, sizeof(error->error_msg),
1421
			"GPU HANG: ecode %d:%d:0x%08x",
1422
			INTEL_GEN(dev_priv), engine_id, ecode);
1423

1424
	if (engine_id != -1 && error->engine[engine_id].pid != -1)
1425 1426 1427
		len += scnprintf(error->error_msg + len,
				 sizeof(error->error_msg) - len,
				 ", in %s [%d]",
1428 1429
				 error->engine[engine_id].comm,
				 error->engine[engine_id].pid);
1430 1431 1432 1433

	scnprintf(error->error_msg + len, sizeof(error->error_msg) - len,
		  ", reason: %s, action: %s",
		  error_msg,
1434
		  engine_mask ? "reset" : "continue");
1435 1436
}

1437 1438 1439
static void i915_capture_gen_state(struct drm_i915_private *dev_priv,
				   struct drm_i915_error_state *error)
{
1440 1441 1442 1443
	error->iommu = -1;
#ifdef CONFIG_INTEL_IOMMU
	error->iommu = intel_iommu_gfx_mapped;
#endif
1444
	error->reset_count = i915_reset_count(&dev_priv->gpu_error);
1445
	error->suspend_count = dev_priv->suspend_count;
1446 1447 1448 1449

	memcpy(&error->device_info,
	       INTEL_INFO(dev_priv),
	       sizeof(error->device_info));
1450 1451
}

1452 1453 1454 1455 1456 1457 1458 1459 1460
/**
 * i915_capture_error_state - capture an error record for later analysis
 * @dev: drm device
 *
 * Should be called when an error is detected (either a hang or an error
 * interrupt) to capture error state from the time of the error.  Fills
 * out a structure which becomes available in debugfs for user level tools
 * to pick up.
 */
1461 1462
void i915_capture_error_state(struct drm_i915_private *dev_priv,
			      u32 engine_mask,
1463
			      const char *error_msg)
1464
{
1465
	static bool warned;
1466 1467 1468
	struct drm_i915_error_state *error;
	unsigned long flags;

1469 1470 1471
	if (READ_ONCE(dev_priv->gpu_error.first_error))
		return;

1472 1473 1474 1475 1476 1477 1478
	/* Account for pipe specific data like PIPE*STAT */
	error = kzalloc(sizeof(*error), GFP_ATOMIC);
	if (!error) {
		DRM_DEBUG_DRIVER("out of memory, not capturing error state\n");
		return;
	}

1479 1480
	kref_init(&error->ref);

1481
	i915_capture_gen_state(dev_priv, error);
1482
	i915_capture_reg_state(dev_priv, error);
1483 1484
	i915_gem_record_fences(dev_priv, error);
	i915_gem_record_rings(dev_priv, error);
1485 1486
	i915_capture_active_buffers(dev_priv, error);
	i915_capture_pinned_buffers(dev_priv, error);
1487

1488 1489
	do_gettimeofday(&error->time);

1490 1491
	error->overlay = intel_overlay_capture_error_state(dev_priv);
	error->display = intel_display_capture_error_state(dev_priv);
1492

1493
	i915_error_capture_msg(dev_priv, error, engine_mask, error_msg);
1494 1495
	DRM_INFO("%s\n", error->error_msg);

1496 1497 1498 1499 1500 1501 1502
	if (!error->simulated) {
		spin_lock_irqsave(&dev_priv->gpu_error.lock, flags);
		if (!dev_priv->gpu_error.first_error) {
			dev_priv->gpu_error.first_error = error;
			error = NULL;
		}
		spin_unlock_irqrestore(&dev_priv->gpu_error.lock, flags);
1503 1504
	}

1505
	if (error) {
1506
		i915_error_state_free(&error->ref);
1507 1508 1509 1510 1511 1512 1513 1514
		return;
	}

	if (!warned) {
		DRM_INFO("GPU hangs can indicate a bug anywhere in the entire gfx stack, including userspace.\n");
		DRM_INFO("Please file a _new_ bug report on bugs.freedesktop.org against DRI -> DRM/Intel\n");
		DRM_INFO("drm/i915 developers can then reassign to the right component if it's not a kernel issue.\n");
		DRM_INFO("The gpu crash dump is required to analyze gpu hangs, so please always attach it.\n");
1515 1516
		DRM_INFO("GPU crash dump saved to /sys/class/drm/card%d/error\n",
			 dev_priv->drm.primary->index);
1517 1518
		warned = true;
	}
1519 1520 1521 1522 1523
}

void i915_error_state_get(struct drm_device *dev,
			  struct i915_error_state_file_priv *error_priv)
{
1524
	struct drm_i915_private *dev_priv = to_i915(dev);
1525

1526
	spin_lock_irq(&dev_priv->gpu_error.lock);
1527 1528 1529
	error_priv->error = dev_priv->gpu_error.first_error;
	if (error_priv->error)
		kref_get(&error_priv->error->ref);
1530
	spin_unlock_irq(&dev_priv->gpu_error.lock);
1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541

}

void i915_error_state_put(struct i915_error_state_file_priv *error_priv)
{
	if (error_priv->error)
		kref_put(&error_priv->error->ref, i915_error_state_free);
}

void i915_destroy_error_state(struct drm_device *dev)
{
1542
	struct drm_i915_private *dev_priv = to_i915(dev);
1543 1544
	struct drm_i915_error_state *error;

1545
	spin_lock_irq(&dev_priv->gpu_error.lock);
1546 1547
	error = dev_priv->gpu_error.first_error;
	dev_priv->gpu_error.first_error = NULL;
1548
	spin_unlock_irq(&dev_priv->gpu_error.lock);
1549 1550 1551 1552 1553

	if (error)
		kref_put(&error->ref, i915_error_state_free);
}

1554
const char *i915_cache_level_str(struct drm_i915_private *i915, int type)
1555 1556 1557
{
	switch (type) {
	case I915_CACHE_NONE: return " uncached";
1558
	case I915_CACHE_LLC: return HAS_LLC(i915) ? " LLC" : " snooped";
1559
	case I915_CACHE_L3_LLC: return " L3+LLC";
1560
	case I915_CACHE_WT: return " WT";
1561 1562 1563 1564
	default: return "";
	}
}

1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602
static inline uint32_t
read_subslice_reg(struct drm_i915_private *dev_priv, int slice,
		  int subslice, i915_reg_t reg)
{
	uint32_t mcr;
	uint32_t ret;
	enum forcewake_domains fw_domains;

	fw_domains = intel_uncore_forcewake_for_reg(dev_priv, reg,
						    FW_REG_READ);
	fw_domains |= intel_uncore_forcewake_for_reg(dev_priv,
						     GEN8_MCR_SELECTOR,
						     FW_REG_READ | FW_REG_WRITE);

	spin_lock_irq(&dev_priv->uncore.lock);
	intel_uncore_forcewake_get__locked(dev_priv, fw_domains);

	mcr = I915_READ_FW(GEN8_MCR_SELECTOR);
	/*
	 * The HW expects the slice and sublice selectors to be reset to 0
	 * after reading out the registers.
	 */
	WARN_ON_ONCE(mcr & (GEN8_MCR_SLICE_MASK | GEN8_MCR_SUBSLICE_MASK));
	mcr &= ~(GEN8_MCR_SLICE_MASK | GEN8_MCR_SUBSLICE_MASK);
	mcr |= GEN8_MCR_SLICE(slice) | GEN8_MCR_SUBSLICE(subslice);
	I915_WRITE_FW(GEN8_MCR_SELECTOR, mcr);

	ret = I915_READ_FW(reg);

	mcr &= ~(GEN8_MCR_SLICE_MASK | GEN8_MCR_SUBSLICE_MASK);
	I915_WRITE_FW(GEN8_MCR_SELECTOR, mcr);

	intel_uncore_forcewake_put__locked(dev_priv, fw_domains);
	spin_unlock_irq(&dev_priv->uncore.lock);

	return ret;
}

1603
/* NB: please notice the memset */
1604 1605 1606
void i915_get_engine_instdone(struct drm_i915_private *dev_priv,
			      enum intel_engine_id engine_id,
			      struct intel_instdone *instdone)
1607
{
1608
	u32 mmio_base = dev_priv->engine[engine_id].mmio_base;
1609 1610
	int slice;
	int subslice;
1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621

	memset(instdone, 0, sizeof(*instdone));

	switch (INTEL_GEN(dev_priv)) {
	default:
		instdone->instdone = I915_READ(RING_INSTDONE(mmio_base));

		if (engine_id != RCS)
			break;

		instdone->slice_common = I915_READ(GEN7_SC_INSTDONE);
1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639
		for_each_instdone_slice_subslice(dev_priv, slice, subslice) {
			instdone->sampler[slice][subslice] =
				read_subslice_reg(dev_priv, slice, subslice,
						  GEN7_SAMPLER_INSTDONE);
			instdone->row[slice][subslice] =
				read_subslice_reg(dev_priv, slice, subslice,
						  GEN7_ROW_INSTDONE);
		}
		break;
	case 7:
		instdone->instdone = I915_READ(RING_INSTDONE(mmio_base));

		if (engine_id != RCS)
			break;

		instdone->slice_common = I915_READ(GEN7_SC_INSTDONE);
		instdone->sampler[0][0] = I915_READ(GEN7_SAMPLER_INSTDONE);
		instdone->row[0][0] = I915_READ(GEN7_ROW_INSTDONE);
1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654

		break;
	case 6:
	case 5:
	case 4:
		instdone->instdone = I915_READ(RING_INSTDONE(mmio_base));

		if (engine_id == RCS)
			/* HACK: Using the wrong struct member */
			instdone->slice_common = I915_READ(GEN4_INSTDONE1);
		break;
	case 3:
	case 2:
		instdone->instdone = I915_READ(GEN2_INSTDONE);
		break;
1655 1656
	}
}