- 15 1月, 2021 19 次提交
-
-
由 Wang Huizhe 提交于
-
由 Wang Huizhe 提交于
1. duplicated connection to cache node enables banking 2. properly place filter node in manager side (then InclusiveCahce can fix the banked address) 3. use out-of-box bankbinder utility
-
由 Yinan Xu 提交于
L1 d cache fix bug
-
由 ljw 提交于
Dispatch: palce ALUs after MDUs (Alu should be close to int regfile)
-
由 Allen 提交于
See Tilelink spec 1.8.1 page 76. Section 9.3.5. ProbeAck and Section 9.3.5. ProbeAckData.
-
由 Allen 提交于
conflict with prober with req_idx, not block_addr.
-
由 LinJiawei 提交于
-
由 LinJiawei 提交于
-
由 Yinan Xu 提交于
Optimize imm and pc
-
由 ljw 提交于
-
由 Yinan Xu 提交于
misc: eliminate difftest signal in fpga mode
-
由 LinJiawei 提交于
-
由 LinJiawei 提交于
-
-
由 wangkaifan 提交于
-
由 Yinan Xu 提交于
datamodule template
-
由 Yinan Xu 提交于
-
由 ljw 提交于
-
由 LinJiawei 提交于
-
- 14 1月, 2021 21 次提交
-
-
由 Yinan Xu 提交于
ci: add make verilog test
-
由 Lingrui98 提交于
-
由 Lingrui98 提交于
-
由 Yinan Xu 提交于
Trace debug
-
由 ljw 提交于
-
由 Yinan Xu 提交于
-
由 Yinan Xu 提交于
-
由 Yinan Xu 提交于
-
由 Yinan Xu 提交于
CSR: add hardware performance counter framework
-
由 Yinan Xu 提交于
-
由 Yinan Xu 提交于
DCache: fixed sync bus between probe and LoadPipe, StorePipe and Atom…
-
由 wangkaifan 提交于
-
由 Allen 提交于
Now, every pipe directly carries the old_repl_meta to missQueue. So probe should block every pipe with same set req. In case they try to replace the block probe was manipulating. The buggy case happens this way: 1. Probe block A, which resides in set x, way y. 2. Probe has done almost everything except meta data update. 3. StorePipe handles block B, which missed in cache, so it try to replace set x, way y. Because Probe haven't update meta data, StorePipe gets a old copy of meta data, which means it will try to evict block A. 4. Probe finally update meta. 5. MissQueue accept miss request for block B from StorePipe, with the old_repl_meta, MissQueue tries to evict block A, although it's already probed out.
-
由 Yinan Xu 提交于
-
-
由 wangkaifan 提交于
* values of hardware performance counters can hardly be emulated by NEMU
-
由 Yinan Xu 提交于
rs: remove buggy `if FPGAPlatform else ...` code
-
由 LinJiawei 提交于
-
由 YikeZhou 提交于
-
由 LinJiawei 提交于
-
由 Yinan Xu 提交于
LoadQueueData: use separate data module
-