- 13 6月, 2020 1 次提交
-
-
由 LinJiawei 提交于
Use fake Icache to fetch 8 instructions per cycle.
-
- 05 6月, 2020 1 次提交
-
-
由 LinJiawei 提交于
-
- 01 6月, 2020 1 次提交
-
-
由 LinJiawei 提交于
-
- 10 5月, 2020 3 次提交
- 09 5月, 2020 1 次提交
-
-
由 LinJiawei 提交于
[IntToFloat]: Count leading zeros of positive and negative number in parallel because IntToFloat is in the critical path
-
- 08 5月, 2020 1 次提交
-
-
由 LinJiawei 提交于
FPUv0.1 can pass all rvf/rvd tests in both riscv-tests and berkeley-softfloat Signed-off-by: NLinJiawei <linjiav@outlook.com>
-
- 24 12月, 2019 3 次提交
- 17 12月, 2019 1 次提交
-
-
由 Zihao Yu 提交于
* refer to the RAS prediction hints in RV32I in the RISC-V manual
-
- 14 12月, 2019 5 次提交
- 11 12月, 2019 12 次提交
-
-
由 William Wang 提交于
-
由 William Wang 提交于
-
由 William Wang 提交于
-
由 Zihao Yu 提交于
-
由 William Wang 提交于
* According to The RISC-V Instruction Set Manual Volume II: Privileged Architecture, for instruction-fetch access or page-fault exceptions on systems with variable-length instructions, m/stval will contain the virtual address of the portion of the instruction that caused the fault while m/sepc will point to the beginning of the instruction.
-
由 Zihao Yu 提交于
* An instruciton fetch will set the A bit of the PTE, even this instruction will be flushed later due to branch mis-prediction. Although this will not cause correctness issue, it will introduce inconsistent behavior compared with NEMU. * To run DiffTest while testing debian, a solution is to disable updating A bit and D bit in both NOOP and NEMU.
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
* this can reduce the idle time in Linux
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
- 09 12月, 2019 3 次提交
-
-
由 Zihao Yu 提交于
* IFU will send 64-bit fetch requests. Originally flash will only response with rdata = 0x00000000????????. For instrucitons aligned at 4-byte address, IDU will select 0x00000000 as the target instruction. * To fix this, we let flash reponse with 2 copies. * Note that RVC instruction stream like 0xccbbbbbbbbaa in flash can not be handled correctly. The current solution only support non-RVC code in flash.
-
由 Zihao Yu 提交于
* NOTE: if we fetch and execute a store instruction from MMIO, currently DiffTest can not handle this situation.
-
由 Zihao Yu 提交于
-
- 29 11月, 2019 4 次提交
-
-
由 Wang Huizhe 提交于
Otherwise the upstream dmemXbar will not behave correctly.
-
由 Wang Huizhe 提交于
This reverts commit 196971d7.
-
由 Wang Huizhe 提交于
This reverts commit d336f385.
-
由 Wang Huizhe 提交于
Otherwise dmemXbar will not behave correctly.
-
- 26 11月, 2019 1 次提交
-
-
由 zhanglinjuan 提交于
-
- 25 11月, 2019 2 次提交
-
-
由 zhangzifei 提交于
-
由 zhangzifei 提交于
-
- 24 11月, 2019 1 次提交
-
-
由 zhangzifei 提交于
-