common.c 16.6 KB
Newer Older
1
/*
2
 * arch/arm/mach-orion5x/common.c
3
 *
4
 * Core functions for Marvell Orion 5x SoCs
5 6 7
 *
 * Maintainer: Tzachi Perelstein <tzachi@marvell.com>
 *
L
Lennert Buytenhek 已提交
8 9
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
10 11 12 13 14
 * warranty of any kind, whether express or implied.
 */

#include <linux/kernel.h>
#include <linux/init.h>
15 16
#include <linux/platform_device.h>
#include <linux/serial_8250.h>
17
#include <linux/mbus.h>
18
#include <linux/mv643xx_eth.h>
19
#include <linux/mv643xx_i2c.h>
20
#include <linux/ata_platform.h>
21
#include <linux/spi/orion_spi.h>
22
#include <net/dsa.h>
23
#include <asm/page.h>
24
#include <asm/setup.h>
25
#include <asm/timex.h>
26
#include <asm/mach/arch.h>
27
#include <asm/mach/map.h>
28
#include <asm/mach/time.h>
29
#include <mach/bridge-regs.h>
30 31
#include <mach/hardware.h>
#include <mach/orion5x.h>
32
#include <plat/ehci-orion.h>
33
#include <plat/mv_xor.h>
34
#include <plat/orion_nand.h>
35
#include <plat/orion_wdt.h>
36
#include <plat/time.h>
37
#include <plat/common.h>
38 39 40 41 42
#include "common.h"

/*****************************************************************************
 * I/O Address Mapping
 ****************************************************************************/
43
static struct map_desc orion5x_io_desc[] __initdata = {
44
	{
45 46 47
		.virtual	= ORION5X_REGS_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_REGS_PHYS_BASE),
		.length		= ORION5X_REGS_SIZE,
48 49
		.type		= MT_DEVICE,
	}, {
50 51 52
		.virtual	= ORION5X_PCIE_IO_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_PCIE_IO_PHYS_BASE),
		.length		= ORION5X_PCIE_IO_SIZE,
53 54
		.type		= MT_DEVICE,
	}, {
55 56 57
		.virtual	= ORION5X_PCI_IO_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_PCI_IO_PHYS_BASE),
		.length		= ORION5X_PCI_IO_SIZE,
58 59
		.type		= MT_DEVICE,
	}, {
60 61 62
		.virtual	= ORION5X_PCIE_WA_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_PCIE_WA_PHYS_BASE),
		.length		= ORION5X_PCIE_WA_SIZE,
63
		.type		= MT_DEVICE,
64 65 66
	},
};

67
void __init orion5x_map_io(void)
68
{
69
	iotable_init(orion5x_io_desc, ARRAY_SIZE(orion5x_io_desc));
70
}
71

72

73
/*****************************************************************************
74
 * EHCI
75
 ****************************************************************************/
76 77
static struct orion_ehci_data orion5x_ehci_data = {
	.dram		= &orion5x_mbus_dram_info,
78
	.phy_version	= EHCI_PHY_ORION,
79 80
};

81
static u64 ehci_dmamask = DMA_BIT_MASK(32);
82 83


84 85 86
/*****************************************************************************
 * EHCI0
 ****************************************************************************/
87
static struct resource orion5x_ehci0_resources[] = {
88
	{
89
		.start	= ORION5X_USB0_PHYS_BASE,
90
		.end	= ORION5X_USB0_PHYS_BASE + SZ_4K - 1,
91
		.flags	= IORESOURCE_MEM,
92
	}, {
93 94
		.start	= IRQ_ORION5X_USB0_CTRL,
		.end	= IRQ_ORION5X_USB0_CTRL,
95 96 97 98
		.flags	= IORESOURCE_IRQ,
	},
};

99
static struct platform_device orion5x_ehci0 = {
100 101 102 103
	.name		= "orion-ehci",
	.id		= 0,
	.dev		= {
		.dma_mask		= &ehci_dmamask,
104
		.coherent_dma_mask	= DMA_BIT_MASK(32),
105
		.platform_data		= &orion5x_ehci_data,
106
	},
107 108
	.resource	= orion5x_ehci0_resources,
	.num_resources	= ARRAY_SIZE(orion5x_ehci0_resources),
109 110
};

111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131
void __init orion5x_ehci0_init(void)
{
	platform_device_register(&orion5x_ehci0);
}


/*****************************************************************************
 * EHCI1
 ****************************************************************************/
static struct resource orion5x_ehci1_resources[] = {
	{
		.start	= ORION5X_USB1_PHYS_BASE,
		.end	= ORION5X_USB1_PHYS_BASE + SZ_4K - 1,
		.flags	= IORESOURCE_MEM,
	}, {
		.start	= IRQ_ORION5X_USB1_CTRL,
		.end	= IRQ_ORION5X_USB1_CTRL,
		.flags	= IORESOURCE_IRQ,
	},
};

132
static struct platform_device orion5x_ehci1 = {
133 134 135 136
	.name		= "orion-ehci",
	.id		= 1,
	.dev		= {
		.dma_mask		= &ehci_dmamask,
137
		.coherent_dma_mask	= DMA_BIT_MASK(32),
138
		.platform_data		= &orion5x_ehci_data,
139
	},
140 141
	.resource	= orion5x_ehci1_resources,
	.num_resources	= ARRAY_SIZE(orion5x_ehci1_resources),
142 143
};

144 145 146 147 148 149
void __init orion5x_ehci1_init(void)
{
	platform_device_register(&orion5x_ehci1);
}


150
/*****************************************************************************
151
 * GE00
152
 ****************************************************************************/
153
struct mv643xx_eth_shared_platform_data orion5x_ge00_shared_data = {
154 155 156
	.dram		= &orion5x_mbus_dram_info,
};

157
static struct resource orion5x_ge00_shared_resources[] = {
158
	{
159
		.start	= ORION5X_ETH_PHYS_BASE + 0x2000,
160
		.end	= ORION5X_ETH_PHYS_BASE + SZ_16K - 1,
161
		.flags	= IORESOURCE_MEM,
162 163 164 165
	}, {
		.start	= IRQ_ORION5X_ETH_ERR,
		.end	= IRQ_ORION5X_ETH_ERR,
		.flags	= IORESOURCE_IRQ,
166 167 168
	},
};

169
static struct platform_device orion5x_ge00_shared = {
170 171
	.name		= MV643XX_ETH_SHARED_NAME,
	.id		= 0,
172
	.dev		= {
173
		.platform_data	= &orion5x_ge00_shared_data,
174
	},
175 176
	.num_resources	= ARRAY_SIZE(orion5x_ge00_shared_resources),
	.resource	= orion5x_ge00_shared_resources,
177 178
};

179
static struct resource orion5x_ge00_resources[] = {
180 181
	{
		.name	= "eth irq",
182 183
		.start	= IRQ_ORION5X_ETH_SUM,
		.end	= IRQ_ORION5X_ETH_SUM,
184
		.flags	= IORESOURCE_IRQ,
185
	},
186 187
};

188
static struct platform_device orion5x_eth = {
189 190 191
	.name		= MV643XX_ETH_NAME,
	.id		= 0,
	.num_resources	= 1,
192
	.resource	= orion5x_ge00_resources,
193
	.dev		= {
194
		.coherent_dma_mask	= DMA_BIT_MASK(32),
195
	},
196 197
};

198
void __init orion5x_eth_init(struct mv643xx_eth_platform_data *eth_data)
199
{
200
	eth_data->shared = &orion5x_ge00_shared;
201
	orion5x_eth.dev.platform_data = eth_data;
202

203
	platform_device_register(&orion5x_ge00_shared);
204
	platform_device_register(&orion5x_eth);
205 206
}

207

208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227
/*****************************************************************************
 * Ethernet switch
 ****************************************************************************/
static struct resource orion5x_switch_resources[] = {
	{
		.start	= 0,
		.end	= 0,
		.flags	= IORESOURCE_IRQ,
	},
};

static struct platform_device orion5x_switch_device = {
	.name		= "dsa",
	.id		= 0,
	.num_resources	= 0,
	.resource	= orion5x_switch_resources,
};

void __init orion5x_eth_switch_init(struct dsa_platform_data *d, int irq)
{
228 229
	int i;

230 231 232 233 234 235 236
	if (irq != NO_IRQ) {
		orion5x_switch_resources[0].start = irq;
		orion5x_switch_resources[0].end = irq;
		orion5x_switch_device.num_resources = 1;
	}

	d->netdev = &orion5x_eth.dev;
237
	for (i = 0; i < d->nr_chips; i++)
238
		d->chip[i].mii_bus = &orion5x_ge00_shared.dev;
239 240 241 242 243 244
	orion5x_switch_device.dev.platform_data = d;

	platform_device_register(&orion5x_switch_device);
}


245
/*****************************************************************************
246
 * I2C
247
 ****************************************************************************/
248
static struct mv64xxx_i2c_pdata orion5x_i2c_pdata = {
249 250 251 252 253
	.freq_m		= 8, /* assumes 166 MHz TCLK */
	.freq_n		= 3,
	.timeout	= 1000, /* Default timeout of 1 second */
};

254
static struct resource orion5x_i2c_resources[] = {
255
	{
256
		.start	= I2C_PHYS_BASE,
257
		.end	= I2C_PHYS_BASE + 0x1f,
258 259 260 261 262
		.flags	= IORESOURCE_MEM,
	}, {
		.start	= IRQ_ORION5X_I2C,
		.end	= IRQ_ORION5X_I2C,
		.flags	= IORESOURCE_IRQ,
263 264 265
	},
};

266
static struct platform_device orion5x_i2c = {
267 268
	.name		= MV64XXX_I2C_CTLR_NAME,
	.id		= 0,
269 270
	.num_resources	= ARRAY_SIZE(orion5x_i2c_resources),
	.resource	= orion5x_i2c_resources,
271
	.dev		= {
272
		.platform_data	= &orion5x_i2c_pdata,
273 274 275
	},
};

276 277 278 279 280 281
void __init orion5x_i2c_init(void)
{
	platform_device_register(&orion5x_i2c);
}


282
/*****************************************************************************
283
 * SATA
284
 ****************************************************************************/
285
static struct resource orion5x_sata_resources[] = {
286
	{
287 288 289 290 291 292 293 294 295 296
		.name	= "sata base",
		.start	= ORION5X_SATA_PHYS_BASE,
		.end	= ORION5X_SATA_PHYS_BASE + 0x5000 - 1,
		.flags	= IORESOURCE_MEM,
	}, {
		.name	= "sata irq",
		.start	= IRQ_ORION5X_SATA,
		.end	= IRQ_ORION5X_SATA,
		.flags	= IORESOURCE_IRQ,
	},
297 298
};

299
static struct platform_device orion5x_sata = {
300 301
	.name		= "sata_mv",
	.id		= 0,
302
	.dev		= {
303
		.coherent_dma_mask	= DMA_BIT_MASK(32),
304
	},
305 306
	.num_resources	= ARRAY_SIZE(orion5x_sata_resources),
	.resource	= orion5x_sata_resources,
307 308
};

309
void __init orion5x_sata_init(struct mv_sata_platform_data *sata_data)
310
{
311 312 313
	sata_data->dram = &orion5x_mbus_dram_info;
	orion5x_sata.dev.platform_data = sata_data;
	platform_device_register(&orion5x_sata);
314 315
}

316

317 318 319 320
/*****************************************************************************
 * SPI
 ****************************************************************************/
static struct orion_spi_info orion5x_spi_plat_data = {
321 322
	.tclk			= 0,
	.enable_clock_fix	= 1,
323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349
};

static struct resource orion5x_spi_resources[] = {
	{
		.name	= "spi base",
		.start	= SPI_PHYS_BASE,
		.end	= SPI_PHYS_BASE + 0x1f,
		.flags	= IORESOURCE_MEM,
	},
};

static struct platform_device orion5x_spi = {
	.name		= "orion_spi",
	.id		= 0,
	.dev		= {
		.platform_data	= &orion5x_spi_plat_data,
	},
	.num_resources	= ARRAY_SIZE(orion5x_spi_resources),
	.resource	= orion5x_spi_resources,
};

void __init orion5x_spi_init()
{
	platform_device_register(&orion5x_spi);
}


350
/*****************************************************************************
351 352 353 354
 * UART0
 ****************************************************************************/
void __init orion5x_uart0_init(void)
{
355 356
	orion_uart0_init(UART0_VIRT_BASE, UART0_PHYS_BASE,
			 IRQ_ORION5X_UART0, orion5x_tclk);
357 358 359 360
}

/*****************************************************************************
 * UART1
361
 ****************************************************************************/
362 363
void __init orion5x_uart1_init(void)
{
364 365
	orion_uart1_init(UART1_VIRT_BASE, UART1_PHYS_BASE,
			 IRQ_ORION5X_UART1, orion5x_tclk);
366
}
367

368 369 370
/*****************************************************************************
 * XOR engine
 ****************************************************************************/
371 372 373 374
struct mv_xor_platform_shared_data orion5x_xor_shared_data = {
	.dram		= &orion5x_mbus_dram_info,
};

375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391
static struct resource orion5x_xor_shared_resources[] = {
	{
		.name	= "xor low",
		.start	= ORION5X_XOR_PHYS_BASE,
		.end	= ORION5X_XOR_PHYS_BASE + 0xff,
		.flags	= IORESOURCE_MEM,
	}, {
		.name	= "xor high",
		.start	= ORION5X_XOR_PHYS_BASE + 0x200,
		.end	= ORION5X_XOR_PHYS_BASE + 0x2ff,
		.flags	= IORESOURCE_MEM,
	},
};

static struct platform_device orion5x_xor_shared = {
	.name		= MV_XOR_SHARED_NAME,
	.id		= 0,
392 393 394
	.dev		= {
		.platform_data	= &orion5x_xor_shared_data,
	},
395 396 397 398
	.num_resources	= ARRAY_SIZE(orion5x_xor_shared_resources),
	.resource	= orion5x_xor_shared_resources,
};

399
static u64 orion5x_xor_dmamask = DMA_BIT_MASK(32);
400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421

static struct resource orion5x_xor0_resources[] = {
	[0] = {
		.start	= IRQ_ORION5X_XOR0,
		.end	= IRQ_ORION5X_XOR0,
		.flags	= IORESOURCE_IRQ,
	},
};

static struct mv_xor_platform_data orion5x_xor0_data = {
	.shared		= &orion5x_xor_shared,
	.hw_id		= 0,
	.pool_size	= PAGE_SIZE,
};

static struct platform_device orion5x_xor0_channel = {
	.name		= MV_XOR_NAME,
	.id		= 0,
	.num_resources	= ARRAY_SIZE(orion5x_xor0_resources),
	.resource	= orion5x_xor0_resources,
	.dev		= {
		.dma_mask		= &orion5x_xor_dmamask,
422
		.coherent_dma_mask	= DMA_BIT_MASK(64),
423
		.platform_data		= &orion5x_xor0_data,
424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447
	},
};

static struct resource orion5x_xor1_resources[] = {
	[0] = {
		.start	= IRQ_ORION5X_XOR1,
		.end	= IRQ_ORION5X_XOR1,
		.flags	= IORESOURCE_IRQ,
	},
};

static struct mv_xor_platform_data orion5x_xor1_data = {
	.shared		= &orion5x_xor_shared,
	.hw_id		= 1,
	.pool_size	= PAGE_SIZE,
};

static struct platform_device orion5x_xor1_channel = {
	.name		= MV_XOR_NAME,
	.id		= 1,
	.num_resources	= ARRAY_SIZE(orion5x_xor1_resources),
	.resource	= orion5x_xor1_resources,
	.dev		= {
		.dma_mask		= &orion5x_xor_dmamask,
448
		.coherent_dma_mask	= DMA_BIT_MASK(64),
449
		.platform_data		= &orion5x_xor1_data,
450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470
	},
};

void __init orion5x_xor_init(void)
{
	platform_device_register(&orion5x_xor_shared);

	/*
	 * two engines can't do memset simultaneously, this limitation
	 * satisfied by removing memset support from one of the engines.
	 */
	dma_cap_set(DMA_MEMCPY, orion5x_xor0_data.cap_mask);
	dma_cap_set(DMA_XOR, orion5x_xor0_data.cap_mask);
	platform_device_register(&orion5x_xor0_channel);

	dma_cap_set(DMA_MEMCPY, orion5x_xor1_data.cap_mask);
	dma_cap_set(DMA_MEMSET, orion5x_xor1_data.cap_mask);
	dma_cap_set(DMA_XOR, orion5x_xor1_data.cap_mask);
	platform_device_register(&orion5x_xor1_channel);
}

471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496
static struct resource orion5x_crypto_res[] = {
	{
		.name   = "regs",
		.start  = ORION5X_CRYPTO_PHYS_BASE,
		.end    = ORION5X_CRYPTO_PHYS_BASE + 0xffff,
		.flags  = IORESOURCE_MEM,
	}, {
		.name   = "sram",
		.start  = ORION5X_SRAM_PHYS_BASE,
		.end    = ORION5X_SRAM_PHYS_BASE + SZ_8K - 1,
		.flags  = IORESOURCE_MEM,
	}, {
		.name   = "crypto interrupt",
		.start  = IRQ_ORION5X_CESA,
		.end    = IRQ_ORION5X_CESA,
		.flags  = IORESOURCE_IRQ,
	},
};

static struct platform_device orion5x_crypto_device = {
	.name           = "mv_crypto",
	.id             = -1,
	.num_resources  = ARRAY_SIZE(orion5x_crypto_res),
	.resource       = orion5x_crypto_res,
};

497
static int __init orion5x_crypto_init(void)
498 499 500 501 502 503 504 505 506
{
	int ret;

	ret = orion5x_setup_sram_win();
	if (ret)
		return ret;

	return platform_device_register(&orion5x_crypto_device);
}
507

508 509 510
/*****************************************************************************
 * Watchdog
 ****************************************************************************/
511
static struct orion_wdt_platform_data orion5x_wdt_data = {
512 513 514 515
	.tclk			= 0,
};

static struct platform_device orion5x_wdt_device = {
516
	.name		= "orion_wdt",
517 518 519 520 521 522 523 524 525 526 527 528 529 530
	.id		= -1,
	.dev		= {
		.platform_data	= &orion5x_wdt_data,
	},
	.num_resources	= 0,
};

void __init orion5x_wdt_init(void)
{
	orion5x_wdt_data.tclk = orion5x_tclk;
	platform_device_register(&orion5x_wdt_device);
}


531 532 533
/*****************************************************************************
 * Time handling
 ****************************************************************************/
534 535 536 537 538
void __init orion5x_init_early(void)
{
	orion_time_set_base(TIMER_VIRT_BASE);
}

539 540 541 542
int orion5x_tclk;

int __init orion5x_find_tclk(void)
{
543 544 545 546 547 548 549
	u32 dev, rev;

	orion5x_pcie_id(&dev, &rev);
	if (dev == MV88F6183_DEV_ID &&
	    (readl(MPP_RESET_SAMPLE) & 0x00000200) == 0)
		return 133333333;

550 551 552
	return 166666667;
}

553
static void orion5x_timer_init(void)
554
{
555
	orion5x_tclk = orion5x_find_tclk();
556 557 558

	orion_time_init(ORION5X_BRIDGE_VIRT_BASE, BRIDGE_INT_TIMER1_CLR,
			IRQ_ORION5X_BRIDGE, orion5x_tclk);
559 560
}

561
struct sys_timer orion5x_timer = {
562
	.init = orion5x_timer_init,
563 564
};

565

566 567 568 569
/*****************************************************************************
 * General
 ****************************************************************************/
/*
570
 * Identify device ID and rev from PCIe configuration header space '0'.
571
 */
572
static void __init orion5x_id(u32 *dev, u32 *rev, char **dev_name)
573
{
574
	orion5x_pcie_id(dev, rev);
575 576 577 578 579 580

	if (*dev == MV88F5281_DEV_ID) {
		if (*rev == MV88F5281_REV_D2) {
			*dev_name = "MV88F5281-D2";
		} else if (*rev == MV88F5281_REV_D1) {
			*dev_name = "MV88F5281-D1";
581 582
		} else if (*rev == MV88F5281_REV_D0) {
			*dev_name = "MV88F5281-D0";
583 584 585 586 587 588 589 590 591
		} else {
			*dev_name = "MV88F5281-Rev-Unsupported";
		}
	} else if (*dev == MV88F5182_DEV_ID) {
		if (*rev == MV88F5182_REV_A2) {
			*dev_name = "MV88F5182-A2";
		} else {
			*dev_name = "MV88F5182-Rev-Unsupported";
		}
592 593 594
	} else if (*dev == MV88F5181_DEV_ID) {
		if (*rev == MV88F5181_REV_B1) {
			*dev_name = "MV88F5181-Rev-B1";
595 596
		} else if (*rev == MV88F5181L_REV_A1) {
			*dev_name = "MV88F5181L-Rev-A1";
597
		} else {
598
			*dev_name = "MV88F5181(L)-Rev-Unsupported";
599
		}
600 601 602 603 604 605
	} else if (*dev == MV88F6183_DEV_ID) {
		if (*rev == MV88F6183_REV_B0) {
			*dev_name = "MV88F6183-Rev-B0";
		} else {
			*dev_name = "MV88F6183-Rev-Unsupported";
		}
606 607 608 609 610
	} else {
		*dev_name = "Device-Unknown";
	}
}

611
void __init orion5x_init(void)
612 613 614 615
{
	char *dev_name;
	u32 dev, rev;

616
	orion5x_id(&dev, &rev, &dev_name);
617 618
	printk(KERN_INFO "Orion ID: %s. TCLK=%d.\n", dev_name, orion5x_tclk);

619
	orion5x_ge00_shared_data.t_clk = orion5x_tclk;
620
	orion5x_spi_plat_data.tclk = orion5x_tclk;
621 622 623 624

	/*
	 * Setup Orion address map
	 */
625
	orion5x_setup_cpu_mbus_bridge();
626 627 628 629 630 631 632 633 634

	/*
	 * Don't issue "Wait for Interrupt" instruction if we are
	 * running on D0 5281 silicon.
	 */
	if (dev == MV88F5281_DEV_ID && rev == MV88F5281_REV_D0) {
		printk(KERN_INFO "Orion: Applying 5281 D0 WFI workaround.\n");
		disable_hlt();
	}
635

636 637 638 639 640 641 642 643
	/*
	 * The 5082/5181l/5182/6082/6082l/6183 have crypto
	 * while 5180n/5181/5281 don't have crypto.
	 */
	if ((dev == MV88F5181_DEV_ID && rev >= MV88F5181L_REV_A0) ||
	    dev == MV88F5182_DEV_ID || dev == MV88F6183_DEV_ID)
		orion5x_crypto_init();

644 645 646 647
	/*
	 * Register watchdog driver
	 */
	orion5x_wdt_init();
648
}
649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666

/*
 * Many orion-based systems have buggy bootloader implementations.
 * This is a common fixup for bogus memory tags.
 */
void __init tag_fixup_mem32(struct machine_desc *mdesc, struct tag *t,
			    char **from, struct meminfo *meminfo)
{
	for (; t->hdr.size; t = tag_next(t))
		if (t->hdr.tag == ATAG_MEM &&
		    (!t->u.mem.size || t->u.mem.size & ~PAGE_MASK ||
		     t->u.mem.start & ~PAGE_MASK)) {
			printk(KERN_WARNING
			       "Clearing invalid memory bank %dKB@0x%08x\n",
			       t->u.mem.size / 1024, t->u.mem.start);
			t->hdr.tag = 0;
		}
}