entry.S 30.9 KB
Newer Older
C
Catalin Marinas 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
/*
 * Low-level exception handling code
 *
 * Copyright (C) 2012 ARM Ltd.
 * Authors:	Catalin Marinas <catalin.marinas@arm.com>
 *		Will Deacon <will.deacon@arm.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/init.h>
#include <linux/linkage.h>

24
#include <asm/alternative.h>
C
Catalin Marinas 已提交
25 26
#include <asm/assembler.h>
#include <asm/asm-offsets.h>
27
#include <asm/cpufeature.h>
C
Catalin Marinas 已提交
28
#include <asm/errno.h>
29
#include <asm/esr.h>
30
#include <asm/irq.h>
31 32
#include <asm/memory.h>
#include <asm/mmu.h>
33
#include <asm/processor.h>
34
#include <asm/ptrace.h>
C
Catalin Marinas 已提交
35
#include <asm/thread_info.h>
A
Al Viro 已提交
36
#include <asm/asm-uaccess.h>
C
Catalin Marinas 已提交
37 38
#include <asm/unistd.h>

L
Larry Bassel 已提交
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
/*
 * Context tracking subsystem.  Used to instrument transitions
 * between user and kernel mode.
 */
	.macro ct_user_exit, syscall = 0
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_exit
	.if \syscall == 1
	/*
	 * Save/restore needed during syscalls.  Restore syscall arguments from
	 * the values already saved on stack during kernel_entry.
	 */
	ldp	x0, x1, [sp]
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
	.endif
#endif
	.endm

	.macro ct_user_enter
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_enter
#endif
	.endm

C
Catalin Marinas 已提交
65 66 67 68 69 70 71 72 73
/*
 * Bad Abort numbers
 *-----------------
 */
#define BAD_SYNC	0
#define BAD_IRQ		1
#define BAD_FIQ		2
#define BAD_ERROR	3

74
	.macro kernel_ventry, el, label, regsize = 64
75
	.align 7
76
#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
77
alternative_if ARM64_UNMAP_KERNEL_AT_EL0
78 79 80 81 82 83 84 85
	.if	\el == 0
	.if	\regsize == 64
	mrs	x30, tpidrro_el0
	msr	tpidrro_el0, xzr
	.else
	mov	x30, xzr
	.endif
	.endif
86
alternative_else_nop_endif
87 88
#endif

89
	sub	sp, sp, #S_FRAME_SIZE
90 91 92 93 94 95 96 97 98 99
#ifdef CONFIG_VMAP_STACK
	/*
	 * Test whether the SP has overflowed, without corrupting a GPR.
	 * Task and IRQ stacks are aligned to (1 << THREAD_SHIFT).
	 */
	add	sp, sp, x0			// sp' = sp + x0
	sub	x0, sp, x0			// x0' = sp' - x0 = (sp + x0) - x0 = sp
	tbnz	x0, #THREAD_SHIFT, 0f
	sub	x0, sp, x0			// x0'' = sp' - x0' = (sp + x0) - sp = x0
	sub	sp, sp, x0			// sp'' = sp' - x0 = (sp + x0) - x0 = sp
100
	b	el\()\el\()_\label
101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131

0:
	/*
	 * Either we've just detected an overflow, or we've taken an exception
	 * while on the overflow stack. Either way, we won't return to
	 * userspace, and can clobber EL0 registers to free up GPRs.
	 */

	/* Stash the original SP (minus S_FRAME_SIZE) in tpidr_el0. */
	msr	tpidr_el0, x0

	/* Recover the original x0 value and stash it in tpidrro_el0 */
	sub	x0, sp, x0
	msr	tpidrro_el0, x0

	/* Switch to the overflow stack */
	adr_this_cpu sp, overflow_stack + OVERFLOW_STACK_SIZE, x0

	/*
	 * Check whether we were already on the overflow stack. This may happen
	 * after panic() re-enables interrupts.
	 */
	mrs	x0, tpidr_el0			// sp of interrupted context
	sub	x0, sp, x0			// delta with top of overflow stack
	tst	x0, #~(OVERFLOW_STACK_SIZE - 1)	// within range?
	b.ne	__bad_stack			// no? -> bad stack pointer

	/* We were already on the overflow stack. Restore sp/x0 and carry on. */
	sub	sp, sp, x0
	mrs	x0, tpidrro_el0
#endif
132
	b	el\()\el\()_\label
133 134
	.endm

135 136 137 138 139
	.macro tramp_alias, dst, sym
	mov_q	\dst, TRAMP_VALIAS
	add	\dst, \dst, #(\sym - .entry.tramp.text)
	.endm

140
	.macro	kernel_entry, el, regsize = 64
C
Catalin Marinas 已提交
141 142 143
	.if	\regsize == 32
	mov	w0, w0				// zero upper 32 bits of x0
	.endif
144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
	stp	x0, x1, [sp, #16 * 0]
	stp	x2, x3, [sp, #16 * 1]
	stp	x4, x5, [sp, #16 * 2]
	stp	x6, x7, [sp, #16 * 3]
	stp	x8, x9, [sp, #16 * 4]
	stp	x10, x11, [sp, #16 * 5]
	stp	x12, x13, [sp, #16 * 6]
	stp	x14, x15, [sp, #16 * 7]
	stp	x16, x17, [sp, #16 * 8]
	stp	x18, x19, [sp, #16 * 9]
	stp	x20, x21, [sp, #16 * 10]
	stp	x22, x23, [sp, #16 * 11]
	stp	x24, x25, [sp, #16 * 12]
	stp	x26, x27, [sp, #16 * 13]
	stp	x28, x29, [sp, #16 * 14]

C
Catalin Marinas 已提交
160 161
	.if	\el == 0
	mrs	x21, sp_el0
162 163
	ldr_this_cpu	tsk, __entry_task, x20	// Ensure MDSCR_EL1.SS is clear,
	ldr	x19, [tsk, #TSK_TI_FLAGS]	// since we can unmask debug
164
	disable_step_tsk x19, x20		// exceptions when scheduling.
165 166

	mov	x29, xzr			// fp pointed to user-space
C
Catalin Marinas 已提交
167 168
	.else
	add	x21, sp, #S_FRAME_SIZE
169
	get_thread_info tsk
170
	/* Save the task's original addr_limit and set USER_DS */
171
	ldr	x20, [tsk, #TSK_TI_ADDR_LIMIT]
172
	str	x20, [sp, #S_ORIG_ADDR_LIMIT]
173
	mov	x20, #USER_DS
174
	str	x20, [tsk, #TSK_TI_ADDR_LIMIT]
175
	/* No need to reset PSTATE.UAO, hardware's already set it to 0 for us */
176
	.endif /* \el == 0 */
C
Catalin Marinas 已提交
177 178 179
	mrs	x22, elr_el1
	mrs	x23, spsr_el1
	stp	lr, x21, [sp, #S_LR]
180

181 182 183 184 185 186 187 188 189 190 191 192
	/*
	 * In order to be able to dump the contents of struct pt_regs at the
	 * time the exception was taken (in case we attempt to walk the call
	 * stack later), chain it together with the stack frames.
	 */
	.if \el == 0
	stp	xzr, xzr, [sp, #S_STACKFRAME]
	.else
	stp	x29, x22, [sp, #S_STACKFRAME]
	.endif
	add	x29, sp, #S_STACKFRAME

193 194 195 196 197 198 199 200 201 202 203 204 205 206
#ifdef CONFIG_ARM64_SW_TTBR0_PAN
	/*
	 * Set the TTBR0 PAN bit in SPSR. When the exception is taken from
	 * EL0, there is no need to check the state of TTBR0_EL1 since
	 * accesses are always enabled.
	 * Note that the meaning of this bit differs from the ARMv8.1 PAN
	 * feature as all TTBR0_EL1 accesses are disabled, not just those to
	 * user mappings.
	 */
alternative_if ARM64_HAS_PAN
	b	1f				// skip TTBR0 PAN
alternative_else_nop_endif

	.if	\el != 0
207
	mrs	x21, ttbr0_el1
208
	tst	x21, #TTBR_ASID_MASK		// Check for the reserved ASID
209 210 211 212 213 214 215 216 217
	orr	x23, x23, #PSR_PAN_BIT		// Set the emulated PAN in the saved SPSR
	b.eq	1f				// TTBR0 access already disabled
	and	x23, x23, #~PSR_PAN_BIT		// Clear the emulated PAN in the saved SPSR
	.endif

	__uaccess_ttbr0_disable x21
1:
#endif

C
Catalin Marinas 已提交
218 219
	stp	x22, x23, [sp, #S_PC]

220
	/* Not in a syscall by default (el0_svc overwrites for real syscall) */
C
Catalin Marinas 已提交
221
	.if	\el == 0
222
	mov	w21, #NO_SYSCALL
223
	str	w21, [sp, #S_SYSCALLNO]
C
Catalin Marinas 已提交
224 225
	.endif

226 227 228 229 230 231 232
	/*
	 * Set sp_el0 to current thread_info.
	 */
	.if	\el == 0
	msr	sp_el0, tsk
	.endif

C
Catalin Marinas 已提交
233 234 235 236 237 238 239 240 241
	/*
	 * Registers that may be useful after this macro is invoked:
	 *
	 * x21 - aborted SP
	 * x22 - aborted PC
	 * x23 - aborted PSTATE
	*/
	.endm

242
	.macro	kernel_exit, el
243
	.if	\el != 0
244 245
	disable_daif

246 247
	/* Restore the task's original addr_limit. */
	ldr	x20, [sp, #S_ORIG_ADDR_LIMIT]
248
	str	x20, [tsk, #TSK_TI_ADDR_LIMIT]
249 250 251 252

	/* No need to restore UAO, it will be restored from SPSR_EL1 */
	.endif

C
Catalin Marinas 已提交
253 254
	ldp	x21, x22, [sp, #S_PC]		// load ELR, SPSR
	.if	\el == 0
L
Larry Bassel 已提交
255
	ct_user_enter
256 257 258 259 260 261 262 263 264 265 266 267 268 269 270
	.endif

#ifdef CONFIG_ARM64_SW_TTBR0_PAN
	/*
	 * Restore access to TTBR0_EL1. If returning to EL0, no need for SPSR
	 * PAN bit checking.
	 */
alternative_if ARM64_HAS_PAN
	b	2f				// skip TTBR0 PAN
alternative_else_nop_endif

	.if	\el != 0
	tbnz	x22, #22, 1f			// Skip re-enabling TTBR0 access if the PSR_PAN_BIT is set
	.endif

271
	__uaccess_ttbr0_enable x0, x1
272 273 274 275 276 277 278 279

	.if	\el == 0
	/*
	 * Enable errata workarounds only if returning to user. The only
	 * workaround currently required for TTBR0_EL1 changes are for the
	 * Cavium erratum 27456 (broadcast TLBI instructions may cause I-cache
	 * corruption).
	 */
280
	bl	post_ttbr_update_workaround
281 282 283 284 285 286 287 288 289
	.endif
1:
	.if	\el != 0
	and	x22, x22, #~PSR_PAN_BIT		// ARMv8.0 CPUs do not understand this bit
	.endif
2:
#endif

	.if	\el == 0
C
Catalin Marinas 已提交
290
	ldr	x23, [sp, #S_SP]		// load return stack pointer
291
	msr	sp_el0, x23
292 293 294
	tst	x22, #PSR_MODE32_BIT		// native task?
	b.eq	3f

295
#ifdef CONFIG_ARM64_ERRATUM_845719
M
Mark Rutland 已提交
296
alternative_if ARM64_WORKAROUND_845719
297 298 299
#ifdef CONFIG_PID_IN_CONTEXTIDR
	mrs	x29, contextidr_el1
	msr	contextidr_el1, x29
300
#else
301
	msr contextidr_el1, xzr
302
#endif
M
Mark Rutland 已提交
303
alternative_else_nop_endif
304
#endif
305
3:
C
Catalin Marinas 已提交
306
	.endif
307

308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326
	msr	elr_el1, x21			// set up the return data
	msr	spsr_el1, x22
	ldp	x0, x1, [sp, #16 * 0]
	ldp	x2, x3, [sp, #16 * 1]
	ldp	x4, x5, [sp, #16 * 2]
	ldp	x6, x7, [sp, #16 * 3]
	ldp	x8, x9, [sp, #16 * 4]
	ldp	x10, x11, [sp, #16 * 5]
	ldp	x12, x13, [sp, #16 * 6]
	ldp	x14, x15, [sp, #16 * 7]
	ldp	x16, x17, [sp, #16 * 8]
	ldp	x18, x19, [sp, #16 * 9]
	ldp	x20, x21, [sp, #16 * 10]
	ldp	x22, x23, [sp, #16 * 11]
	ldp	x24, x25, [sp, #16 * 12]
	ldp	x26, x27, [sp, #16 * 13]
	ldp	x28, x29, [sp, #16 * 14]
	ldr	lr, [sp, #S_LR]
	add	sp, sp, #S_FRAME_SIZE		// restore sp
327 328

	.if	\el == 0
329 330
alternative_insn eret, nop, ARM64_UNMAP_KERNEL_AT_EL0
#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
331 332 333 334 335 336 337
	bne	4f
	msr	far_el1, x30
	tramp_alias	x30, tramp_exit_native
	br	x30
4:
	tramp_alias	x30, tramp_exit_compat
	br	x30
338
#endif
339 340 341
	.else
	eret
	.endif
C
Catalin Marinas 已提交
342 343
	.endm

344
	.macro	irq_stack_entry
345 346 347
	mov	x19, sp			// preserve the original sp

	/*
348 349 350
	 * Compare sp with the base of the task stack.
	 * If the top ~(THREAD_SIZE - 1) bits match, we are on a task stack,
	 * and should switch to the irq stack.
351
	 */
352 353 354 355
	ldr	x25, [tsk, TSK_STACK]
	eor	x25, x25, x19
	and	x25, x25, #~(THREAD_SIZE - 1)
	cbnz	x25, 9998f
356

M
Mark Rutland 已提交
357
	ldr_this_cpu x25, irq_stack_ptr, x26
358
	mov	x26, #IRQ_STACK_SIZE
359
	add	x26, x25, x26
360 361

	/* switch to the irq stack */
362 363 364 365 366 367 368 369 370 371 372 373
	mov	sp, x26
9998:
	.endm

	/*
	 * x19 should be preserved between irq_stack_entry and
	 * irq_stack_exit.
	 */
	.macro	irq_stack_exit
	mov	sp, x19
	.endm

C
Catalin Marinas 已提交
374 375 376 377 378 379
/*
 * These are the registers used in the syscall handler, and allow us to
 * have in theory up to 7 arguments to a function - x0 to x6.
 *
 * x7 is reserved for the system call number in 32-bit mode.
 */
380
wsc_nr	.req	w25		// number of system calls
381
xsc_nr	.req	x25		// number of system calls (zero-extended)
382 383
wscno	.req	w26		// syscall number
xscno	.req	x26		// syscall number (zero-extended)
C
Catalin Marinas 已提交
384 385 386 387 388 389 390
stbl	.req	x27		// syscall table pointer
tsk	.req	x28		// current thread_info

/*
 * Interrupt handling.
 */
	.macro	irq_handler
391
	ldr_l	x1, handle_arch_irq
C
Catalin Marinas 已提交
392
	mov	x0, sp
393
	irq_stack_entry
C
Catalin Marinas 已提交
394
	blr	x1
395
	irq_stack_exit
C
Catalin Marinas 已提交
396 397 398 399 400 401 402
	.endm

	.text

/*
 * Exception vectors.
 */
403
	.pushsection ".entry.text", "ax"
C
Catalin Marinas 已提交
404 405 406

	.align	11
ENTRY(vectors)
407 408 409 410
	kernel_ventry	1, sync_invalid			// Synchronous EL1t
	kernel_ventry	1, irq_invalid			// IRQ EL1t
	kernel_ventry	1, fiq_invalid			// FIQ EL1t
	kernel_ventry	1, error_invalid		// Error EL1t
C
Catalin Marinas 已提交
411

412 413 414 415
	kernel_ventry	1, sync				// Synchronous EL1h
	kernel_ventry	1, irq				// IRQ EL1h
	kernel_ventry	1, fiq_invalid			// FIQ EL1h
	kernel_ventry	1, error			// Error EL1h
C
Catalin Marinas 已提交
416

417 418 419 420
	kernel_ventry	0, sync				// Synchronous 64-bit EL0
	kernel_ventry	0, irq				// IRQ 64-bit EL0
	kernel_ventry	0, fiq_invalid			// FIQ 64-bit EL0
	kernel_ventry	0, error			// Error 64-bit EL0
C
Catalin Marinas 已提交
421 422

#ifdef CONFIG_COMPAT
423 424 425 426
	kernel_ventry	0, sync_compat, 32		// Synchronous 32-bit EL0
	kernel_ventry	0, irq_compat, 32		// IRQ 32-bit EL0
	kernel_ventry	0, fiq_invalid_compat, 32	// FIQ 32-bit EL0
	kernel_ventry	0, error_compat, 32		// Error 32-bit EL0
C
Catalin Marinas 已提交
427
#else
428 429 430 431
	kernel_ventry	0, sync_invalid, 32		// Synchronous 32-bit EL0
	kernel_ventry	0, irq_invalid, 32		// IRQ 32-bit EL0
	kernel_ventry	0, fiq_invalid, 32		// FIQ 32-bit EL0
	kernel_ventry	0, error_invalid, 32		// Error 32-bit EL0
C
Catalin Marinas 已提交
432 433 434
#endif
END(vectors)

435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462
#ifdef CONFIG_VMAP_STACK
	/*
	 * We detected an overflow in kernel_ventry, which switched to the
	 * overflow stack. Stash the exception regs, and head to our overflow
	 * handler.
	 */
__bad_stack:
	/* Restore the original x0 value */
	mrs	x0, tpidrro_el0

	/*
	 * Store the original GPRs to the new stack. The orginal SP (minus
	 * S_FRAME_SIZE) was stashed in tpidr_el0 by kernel_ventry.
	 */
	sub	sp, sp, #S_FRAME_SIZE
	kernel_entry 1
	mrs	x0, tpidr_el0
	add	x0, x0, #S_FRAME_SIZE
	str	x0, [sp, #S_SP]

	/* Stash the regs for handle_bad_stack */
	mov	x0, sp

	/* Time to die */
	bl	handle_bad_stack
	ASM_BUG()
#endif /* CONFIG_VMAP_STACK */

C
Catalin Marinas 已提交
463 464 465 466
/*
 * Invalid mode handlers
 */
	.macro	inv_entry, el, reason, regsize = 64
467
	kernel_entry \el, \regsize
C
Catalin Marinas 已提交
468 469 470
	mov	x0, sp
	mov	x1, #\reason
	mrs	x2, esr_el1
471 472
	bl	bad_mode
	ASM_BUG()
C
Catalin Marinas 已提交
473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519
	.endm

el0_sync_invalid:
	inv_entry 0, BAD_SYNC
ENDPROC(el0_sync_invalid)

el0_irq_invalid:
	inv_entry 0, BAD_IRQ
ENDPROC(el0_irq_invalid)

el0_fiq_invalid:
	inv_entry 0, BAD_FIQ
ENDPROC(el0_fiq_invalid)

el0_error_invalid:
	inv_entry 0, BAD_ERROR
ENDPROC(el0_error_invalid)

#ifdef CONFIG_COMPAT
el0_fiq_invalid_compat:
	inv_entry 0, BAD_FIQ, 32
ENDPROC(el0_fiq_invalid_compat)
#endif

el1_sync_invalid:
	inv_entry 1, BAD_SYNC
ENDPROC(el1_sync_invalid)

el1_irq_invalid:
	inv_entry 1, BAD_IRQ
ENDPROC(el1_irq_invalid)

el1_fiq_invalid:
	inv_entry 1, BAD_FIQ
ENDPROC(el1_fiq_invalid)

el1_error_invalid:
	inv_entry 1, BAD_ERROR
ENDPROC(el1_error_invalid)

/*
 * EL1 mode handlers.
 */
	.align	6
el1_sync:
	kernel_entry 1
	mrs	x1, esr_el1			// read the syndrome register
M
Mark Rutland 已提交
520 521
	lsr	x24, x1, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_DABT_CUR	// data abort in EL1
C
Catalin Marinas 已提交
522
	b.eq	el1_da
523 524
	cmp	x24, #ESR_ELx_EC_IABT_CUR	// instruction abort in EL1
	b.eq	el1_ia
M
Mark Rutland 已提交
525
	cmp	x24, #ESR_ELx_EC_SYS64		// configurable trap
C
Catalin Marinas 已提交
526
	b.eq	el1_undef
M
Mark Rutland 已提交
527
	cmp	x24, #ESR_ELx_EC_SP_ALIGN	// stack alignment exception
C
Catalin Marinas 已提交
528
	b.eq	el1_sp_pc
M
Mark Rutland 已提交
529
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
C
Catalin Marinas 已提交
530
	b.eq	el1_sp_pc
M
Mark Rutland 已提交
531
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL1
C
Catalin Marinas 已提交
532
	b.eq	el1_undef
M
Mark Rutland 已提交
533
	cmp	x24, #ESR_ELx_EC_BREAKPT_CUR	// debug exception in EL1
C
Catalin Marinas 已提交
534 535
	b.ge	el1_dbg
	b	el1_inv
536 537 538 539 540

el1_ia:
	/*
	 * Fall through to the Data abort case
	 */
C
Catalin Marinas 已提交
541 542 543 544
el1_da:
	/*
	 * Data abort handling
	 */
545
	mrs	x3, far_el1
J
James Morse 已提交
546
	inherit_daif	pstate=x23, tmp=x2
547
	clear_address_tag x0, x3
C
Catalin Marinas 已提交
548 549 550 551 552 553 554 555 556
	mov	x2, sp				// struct pt_regs
	bl	do_mem_abort

	kernel_exit 1
el1_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
	mrs	x0, far_el1
J
James Morse 已提交
557
	inherit_daif	pstate=x23, tmp=x2
C
Catalin Marinas 已提交
558
	mov	x2, sp
559 560
	bl	do_sp_pc_abort
	ASM_BUG()
C
Catalin Marinas 已提交
561 562 563 564
el1_undef:
	/*
	 * Undefined instruction
	 */
J
James Morse 已提交
565
	inherit_daif	pstate=x23, tmp=x2
C
Catalin Marinas 已提交
566
	mov	x0, sp
567 568
	bl	do_undefinstr
	ASM_BUG()
C
Catalin Marinas 已提交
569 570 571 572
el1_dbg:
	/*
	 * Debug exception handling
	 */
M
Mark Rutland 已提交
573
	cmp	x24, #ESR_ELx_EC_BRK64		// if BRK64
574
	cinc	x24, x24, eq			// set bit '0'
C
Catalin Marinas 已提交
575 576 577 578 579 580 581
	tbz	x24, #0, el1_inv		// EL1 only
	mrs	x0, far_el1
	mov	x2, sp				// struct pt_regs
	bl	do_debug_exception
	kernel_exit 1
el1_inv:
	// TODO: add support for undefined instructions in kernel mode
J
James Morse 已提交
582
	inherit_daif	pstate=x23, tmp=x2
C
Catalin Marinas 已提交
583
	mov	x0, sp
584
	mov	x2, x1
C
Catalin Marinas 已提交
585
	mov	x1, #BAD_SYNC
586 587
	bl	bad_mode
	ASM_BUG()
C
Catalin Marinas 已提交
588 589 590 591 592
ENDPROC(el1_sync)

	.align	6
el1_irq:
	kernel_entry 1
J
James Morse 已提交
593
	enable_da_f
C
Catalin Marinas 已提交
594 595 596
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
597

C
Catalin Marinas 已提交
598
	irq_handler
599

C
Catalin Marinas 已提交
600
#ifdef CONFIG_PREEMPT
601
	ldr	w24, [tsk, #TSK_TI_PREEMPT]	// get preempt count
602
	cbnz	w24, 1f				// preempt count != 0
603
	ldr	x0, [tsk, #TSK_TI_FLAGS]	// get flags
C
Catalin Marinas 已提交
604 605 606 607 608 609 610 611 612 613 614 615 616
	tbz	x0, #TIF_NEED_RESCHED, 1f	// needs rescheduling?
	bl	el1_preempt
1:
#endif
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	kernel_exit 1
ENDPROC(el1_irq)

#ifdef CONFIG_PREEMPT
el1_preempt:
	mov	x24, lr
617
1:	bl	preempt_schedule_irq		// irq en/disable is done inside
618
	ldr	x0, [tsk, #TSK_TI_FLAGS]	// get new tasks TI_FLAGS
C
Catalin Marinas 已提交
619 620 621 622 623 624 625 626 627 628 629
	tbnz	x0, #TIF_NEED_RESCHED, 1b	// needs rescheduling?
	ret	x24
#endif

/*
 * EL0 mode handlers.
 */
	.align	6
el0_sync:
	kernel_entry 0
	mrs	x25, esr_el1			// read the syndrome register
M
Mark Rutland 已提交
630 631
	lsr	x24, x25, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_SVC64		// SVC in 64-bit state
C
Catalin Marinas 已提交
632
	b.eq	el0_svc
M
Mark Rutland 已提交
633
	cmp	x24, #ESR_ELx_EC_DABT_LOW	// data abort in EL0
C
Catalin Marinas 已提交
634
	b.eq	el0_da
M
Mark Rutland 已提交
635
	cmp	x24, #ESR_ELx_EC_IABT_LOW	// instruction abort in EL0
C
Catalin Marinas 已提交
636
	b.eq	el0_ia
M
Mark Rutland 已提交
637
	cmp	x24, #ESR_ELx_EC_FP_ASIMD	// FP/ASIMD access
C
Catalin Marinas 已提交
638
	b.eq	el0_fpsimd_acc
639 640
	cmp	x24, #ESR_ELx_EC_SVE		// SVE access
	b.eq	el0_sve_acc
M
Mark Rutland 已提交
641
	cmp	x24, #ESR_ELx_EC_FP_EXC64	// FP/ASIMD exception
C
Catalin Marinas 已提交
642
	b.eq	el0_fpsimd_exc
M
Mark Rutland 已提交
643
	cmp	x24, #ESR_ELx_EC_SYS64		// configurable trap
644
	b.eq	el0_sys
M
Mark Rutland 已提交
645
	cmp	x24, #ESR_ELx_EC_SP_ALIGN	// stack alignment exception
C
Catalin Marinas 已提交
646
	b.eq	el0_sp_pc
M
Mark Rutland 已提交
647
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
C
Catalin Marinas 已提交
648
	b.eq	el0_sp_pc
M
Mark Rutland 已提交
649
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL0
C
Catalin Marinas 已提交
650
	b.eq	el0_undef
M
Mark Rutland 已提交
651
	cmp	x24, #ESR_ELx_EC_BREAKPT_LOW	// debug exception in EL0
C
Catalin Marinas 已提交
652 653 654 655 656 657 658 659
	b.ge	el0_dbg
	b	el0_inv

#ifdef CONFIG_COMPAT
	.align	6
el0_sync_compat:
	kernel_entry 0, 32
	mrs	x25, esr_el1			// read the syndrome register
M
Mark Rutland 已提交
660 661
	lsr	x24, x25, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_SVC32		// SVC in 32-bit state
C
Catalin Marinas 已提交
662
	b.eq	el0_svc_compat
M
Mark Rutland 已提交
663
	cmp	x24, #ESR_ELx_EC_DABT_LOW	// data abort in EL0
C
Catalin Marinas 已提交
664
	b.eq	el0_da
M
Mark Rutland 已提交
665
	cmp	x24, #ESR_ELx_EC_IABT_LOW	// instruction abort in EL0
C
Catalin Marinas 已提交
666
	b.eq	el0_ia
M
Mark Rutland 已提交
667
	cmp	x24, #ESR_ELx_EC_FP_ASIMD	// FP/ASIMD access
C
Catalin Marinas 已提交
668
	b.eq	el0_fpsimd_acc
M
Mark Rutland 已提交
669
	cmp	x24, #ESR_ELx_EC_FP_EXC32	// FP/ASIMD exception
C
Catalin Marinas 已提交
670
	b.eq	el0_fpsimd_exc
671 672
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
	b.eq	el0_sp_pc
M
Mark Rutland 已提交
673
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL0
C
Catalin Marinas 已提交
674
	b.eq	el0_undef
M
Mark Rutland 已提交
675
	cmp	x24, #ESR_ELx_EC_CP15_32	// CP15 MRC/MCR trap
676
	b.eq	el0_undef
M
Mark Rutland 已提交
677
	cmp	x24, #ESR_ELx_EC_CP15_64	// CP15 MRRC/MCRR trap
678
	b.eq	el0_undef
M
Mark Rutland 已提交
679
	cmp	x24, #ESR_ELx_EC_CP14_MR	// CP14 MRC/MCR trap
680
	b.eq	el0_undef
M
Mark Rutland 已提交
681
	cmp	x24, #ESR_ELx_EC_CP14_LS	// CP14 LDC/STC trap
682
	b.eq	el0_undef
M
Mark Rutland 已提交
683
	cmp	x24, #ESR_ELx_EC_CP14_64	// CP14 MRRC/MCRR trap
684
	b.eq	el0_undef
M
Mark Rutland 已提交
685
	cmp	x24, #ESR_ELx_EC_BREAKPT_LOW	// debug exception in EL0
C
Catalin Marinas 已提交
686 687 688 689 690 691
	b.ge	el0_dbg
	b	el0_inv
el0_svc_compat:
	/*
	 * AArch32 syscall handling
	 */
692
	ldr	x16, [tsk, #TSK_TI_FLAGS]	// load thread flags
693
	adrp	stbl, compat_sys_call_table	// load compat syscall table pointer
694 695
	mov	wscno, w7			// syscall number in w7 (r7)
	mov     wsc_nr, #__NR_compat_syscalls
C
Catalin Marinas 已提交
696 697 698 699 700 701
	b	el0_svc_naked

	.align	6
el0_irq_compat:
	kernel_entry 0, 32
	b	el0_irq_naked
702 703 704 705

el0_error_compat:
	kernel_entry 0, 32
	b	el0_error_naked
C
Catalin Marinas 已提交
706 707 708 709 710 711
#endif

el0_da:
	/*
	 * Data abort handling
	 */
712
	mrs	x26, far_el1
J
James Morse 已提交
713
	enable_daif
L
Larry Bassel 已提交
714
	ct_user_exit
715
	clear_address_tag x0, x26
C
Catalin Marinas 已提交
716 717
	mov	x1, x25
	mov	x2, sp
718 719
	bl	do_mem_abort
	b	ret_to_user
C
Catalin Marinas 已提交
720 721 722 723
el0_ia:
	/*
	 * Instruction abort handling
	 */
724
	mrs	x26, far_el1
725 726 727 728
	enable_da_f
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
L
Larry Bassel 已提交
729
	ct_user_exit
730
	mov	x0, x26
M
Mark Rutland 已提交
731
	mov	x1, x25
C
Catalin Marinas 已提交
732
	mov	x2, sp
733
	bl	do_el0_ia_bp_hardening
734
	b	ret_to_user
C
Catalin Marinas 已提交
735 736 737 738
el0_fpsimd_acc:
	/*
	 * Floating Point or Advanced SIMD access
	 */
J
James Morse 已提交
739
	enable_daif
L
Larry Bassel 已提交
740
	ct_user_exit
C
Catalin Marinas 已提交
741 742
	mov	x0, x25
	mov	x1, sp
743 744
	bl	do_fpsimd_acc
	b	ret_to_user
745 746 747 748 749 750 751 752 753 754
el0_sve_acc:
	/*
	 * Scalable Vector Extension access
	 */
	enable_daif
	ct_user_exit
	mov	x0, x25
	mov	x1, sp
	bl	do_sve_acc
	b	ret_to_user
C
Catalin Marinas 已提交
755 756
el0_fpsimd_exc:
	/*
757
	 * Floating Point, Advanced SIMD or SVE exception
C
Catalin Marinas 已提交
758
	 */
J
James Morse 已提交
759
	enable_daif
L
Larry Bassel 已提交
760
	ct_user_exit
C
Catalin Marinas 已提交
761 762
	mov	x0, x25
	mov	x1, sp
763 764
	bl	do_fpsimd_exc
	b	ret_to_user
C
Catalin Marinas 已提交
765 766 767 768
el0_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
769
	mrs	x26, far_el1
J
James Morse 已提交
770
	enable_daif
771
	ct_user_exit
772
	mov	x0, x26
C
Catalin Marinas 已提交
773 774
	mov	x1, x25
	mov	x2, sp
775 776
	bl	do_sp_pc_abort
	b	ret_to_user
C
Catalin Marinas 已提交
777 778 779 780
el0_undef:
	/*
	 * Undefined instruction
	 */
J
James Morse 已提交
781
	enable_daif
L
Larry Bassel 已提交
782
	ct_user_exit
783
	mov	x0, sp
784 785
	bl	do_undefinstr
	b	ret_to_user
786 787 788 789
el0_sys:
	/*
	 * System instructions, for trapped cache maintenance instructions
	 */
J
James Morse 已提交
790
	enable_daif
791 792 793 794 795
	ct_user_exit
	mov	x0, x25
	mov	x1, sp
	bl	do_sysinstr
	b	ret_to_user
C
Catalin Marinas 已提交
796 797 798 799 800 801 802 803
el0_dbg:
	/*
	 * Debug exception handling
	 */
	tbnz	x24, #0, el0_inv		// EL0 only
	mrs	x0, far_el1
	mov	x1, x25
	mov	x2, sp
804
	bl	do_debug_exception
J
James Morse 已提交
805
	enable_daif
L
Larry Bassel 已提交
806
	ct_user_exit
807
	b	ret_to_user
C
Catalin Marinas 已提交
808
el0_inv:
J
James Morse 已提交
809
	enable_daif
L
Larry Bassel 已提交
810
	ct_user_exit
C
Catalin Marinas 已提交
811 812
	mov	x0, sp
	mov	x1, #BAD_SYNC
813
	mov	x2, x25
814
	bl	bad_el0_sync
815
	b	ret_to_user
C
Catalin Marinas 已提交
816 817 818 819 820 821
ENDPROC(el0_sync)

	.align	6
el0_irq:
	kernel_entry 0
el0_irq_naked:
J
James Morse 已提交
822
	enable_da_f
C
Catalin Marinas 已提交
823 824 825
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
826

L
Larry Bassel 已提交
827
	ct_user_exit
C
Catalin Marinas 已提交
828
	irq_handler
829

C
Catalin Marinas 已提交
830 831 832 833 834 835
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	b	ret_to_user
ENDPROC(el0_irq)

836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857
el1_error:
	kernel_entry 1
	mrs	x1, esr_el1
	enable_dbg
	mov	x0, sp
	bl	do_serror
	kernel_exit 1
ENDPROC(el1_error)

el0_error:
	kernel_entry 0
el0_error_naked:
	mrs	x1, esr_el1
	enable_dbg
	mov	x0, sp
	bl	do_serror
	enable_daif
	ct_user_exit
	b	ret_to_user
ENDPROC(el0_error)


C
Catalin Marinas 已提交
858 859 860 861 862
/*
 * This is the fast syscall return path.  We do as little as possible here,
 * and this includes saving x0 back into the kernel stack.
 */
ret_fast_syscall:
863
	disable_daif
864
	str	x0, [sp, #S_X0]			// returned x0
865
	ldr	x1, [tsk, #TSK_TI_FLAGS]	// re-check for syscall tracing
866 867
	and	x2, x1, #_TIF_SYSCALL_WORK
	cbnz	x2, ret_fast_syscall_trace
C
Catalin Marinas 已提交
868
	and	x2, x1, #_TIF_WORK_MASK
869
	cbnz	x2, work_pending
870
	enable_step_tsk x1, x2
871
	kernel_exit 0
872
ret_fast_syscall_trace:
873
	enable_daif
874
	b	__sys_trace_return_skipped	// we already saved x0
C
Catalin Marinas 已提交
875 876 877 878 879 880 881

/*
 * Ok, we need to do extra processing, enter the slow path.
 */
work_pending:
	mov	x0, sp				// 'regs'
	bl	do_notify_resume
882
#ifdef CONFIG_TRACE_IRQFLAGS
883
	bl	trace_hardirqs_on		// enabled while in userspace
884
#endif
885
	ldr	x1, [tsk, #TSK_TI_FLAGS]	// re-check for single-step
886
	b	finish_ret_to_user
C
Catalin Marinas 已提交
887 888 889
/*
 * "slow" syscall return path.
 */
890
ret_to_user:
891
	disable_daif
892
	ldr	x1, [tsk, #TSK_TI_FLAGS]
C
Catalin Marinas 已提交
893 894
	and	x2, x1, #_TIF_WORK_MASK
	cbnz	x2, work_pending
895
finish_ret_to_user:
896
	enable_step_tsk x1, x2
897
	kernel_exit 0
C
Catalin Marinas 已提交
898 899 900 901 902 903 904
ENDPROC(ret_to_user)

/*
 * SVC handler.
 */
	.align	6
el0_svc:
905
	ldr	x16, [tsk, #TSK_TI_FLAGS]	// load thread flags
C
Catalin Marinas 已提交
906
	adrp	stbl, sys_call_table		// load syscall table pointer
907 908
	mov	wscno, w8			// syscall number in w8
	mov	wsc_nr, #__NR_syscalls
909

910 911
#ifdef CONFIG_ARM64_SVE
alternative_if_not ARM64_SVE
912
	b	el0_svc_naked
913
alternative_else_nop_endif
914 915 916 917 918 919 920 921 922 923 924 925 926 927
	tbz	x16, #TIF_SVE, el0_svc_naked	// Skip unless TIF_SVE set:
	bic	x16, x16, #_TIF_SVE		// discard SVE state
	str	x16, [tsk, #TSK_TI_FLAGS]

	/*
	 * task_fpsimd_load() won't be called to update CPACR_EL1 in
	 * ret_to_user unless TIF_FOREIGN_FPSTATE is still set, which only
	 * happens if a context switch or kernel_neon_begin() or context
	 * modification (sigreturn, ptrace) intervenes.
	 * So, ensure that CPACR_EL1 is already correct for the fast-path case:
	 */
	mrs	x9, cpacr_el1
	bic	x9, x9, #CPACR_EL1_ZEN_EL0EN	// disable SVE for el0
	msr	cpacr_el1, x9			// synchronised by eret to el0
928
#endif
929

C
Catalin Marinas 已提交
930
el0_svc_naked:					// compat entry point
931
	stp	x0, xscno, [sp, #S_ORIG_X0]	// save the original x0 and syscall number
J
James Morse 已提交
932
	enable_daif
L
Larry Bassel 已提交
933
	ct_user_exit 1
C
Catalin Marinas 已提交
934

935
	tst	x16, #_TIF_SYSCALL_WORK		// check for syscall hooks
936
	b.ne	__sys_trace
937
	cmp     wscno, wsc_nr			// check upper syscall limit
C
Catalin Marinas 已提交
938
	b.hs	ni_sys
939
	mask_nospec64 xscno, xsc_nr, x19	// enforce bounds for syscall number
940
	ldr	x16, [stbl, xscno, lsl #3]	// address in the syscall table
941 942
	blr	x16				// call sys_* routine
	b	ret_fast_syscall
C
Catalin Marinas 已提交
943 944
ni_sys:
	mov	x0, sp
945 946
	bl	do_ni_syscall
	b	ret_fast_syscall
C
Catalin Marinas 已提交
947 948 949 950 951 952 953
ENDPROC(el0_svc)

	/*
	 * This is the really slow path.  We're going to be doing context
	 * switches, and waiting for our parent to respond.
	 */
__sys_trace:
954
	cmp     wscno, #NO_SYSCALL		// user-issued syscall(-1)?
955
	b.ne	1f
956
	mov	x0, #-ENOSYS			// set default errno if so
957 958
	str	x0, [sp, #S_X0]
1:	mov	x0, sp
959
	bl	syscall_trace_enter
960
	cmp	w0, #NO_SYSCALL			// skip the syscall?
961
	b.eq	__sys_trace_return_skipped
962
	mov	wscno, w0			// syscall number (possibly new)
C
Catalin Marinas 已提交
963
	mov	x1, sp				// pointer to regs
964
	cmp	wscno, wsc_nr			// check upper syscall limit
965
	b.hs	__ni_sys_trace
C
Catalin Marinas 已提交
966 967 968 969
	ldp	x0, x1, [sp]			// restore the syscall args
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
970
	ldr	x16, [stbl, xscno, lsl #3]	// address in the syscall table
971
	blr	x16				// call sys_* routine
C
Catalin Marinas 已提交
972 973

__sys_trace_return:
974 975
	str	x0, [sp, #S_X0]			// save returned x0
__sys_trace_return_skipped:
976 977
	mov	x0, sp
	bl	syscall_trace_exit
C
Catalin Marinas 已提交
978 979
	b	ret_to_user

980 981 982 983 984
__ni_sys_trace:
	mov	x0, sp
	bl	do_ni_syscall
	b	__sys_trace_return

985 986
	.popsection				// .entry.text

987 988 989 990 991 992 993 994
#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
/*
 * Exception vectors trampoline.
 */
	.pushsection ".entry.tramp.text", "ax"

	.macro tramp_map_kernel, tmp
	mrs	\tmp, ttbr1_el1
995
	add	\tmp, \tmp, #(PAGE_SIZE + RESERVED_TTBR0_SIZE)
996 997
	bic	\tmp, \tmp, #USER_ASID_FLAG
	msr	ttbr1_el1, \tmp
998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009
#ifdef CONFIG_QCOM_FALKOR_ERRATUM_1003
alternative_if ARM64_WORKAROUND_QCOM_FALKOR_E1003
	/* ASID already in \tmp[63:48] */
	movk	\tmp, #:abs_g2_nc:(TRAMP_VALIAS >> 12)
	movk	\tmp, #:abs_g1_nc:(TRAMP_VALIAS >> 12)
	/* 2MB boundary containing the vectors, so we nobble the walk cache */
	movk	\tmp, #:abs_g0_nc:((TRAMP_VALIAS & ~(SZ_2M - 1)) >> 12)
	isb
	tlbi	vae1, \tmp
	dsb	nsh
alternative_else_nop_endif
#endif /* CONFIG_QCOM_FALKOR_ERRATUM_1003 */
1010 1011 1012 1013
	.endm

	.macro tramp_unmap_kernel, tmp
	mrs	\tmp, ttbr1_el1
1014
	sub	\tmp, \tmp, #(PAGE_SIZE + RESERVED_TTBR0_SIZE)
1015 1016 1017
	orr	\tmp, \tmp, #USER_ASID_FLAG
	msr	ttbr1_el1, \tmp
	/*
1018 1019 1020
	 * We avoid running the post_ttbr_update_workaround here because
	 * it's only needed by Cavium ThunderX, which requires KPTI to be
	 * disabled.
1021 1022 1023 1024 1025 1026 1027 1028 1029
	 */
	.endm

	.macro tramp_ventry, regsize = 64
	.align	7
1:
	.if	\regsize == 64
	msr	tpidrro_el0, x30	// Restored in kernel_ventry
	.endif
1030 1031 1032 1033 1034 1035 1036 1037
	/*
	 * Defend against branch aliasing attacks by pushing a dummy
	 * entry onto the return stack and using a RET instruction to
	 * enter the full-fat kernel vectors.
	 */
	bl	2f
	b	.
2:
1038
	tramp_map_kernel	x30
1039 1040 1041 1042 1043
#ifdef CONFIG_RANDOMIZE_BASE
	adr	x30, tramp_vectors + PAGE_SIZE
alternative_insn isb, nop, ARM64_WORKAROUND_QCOM_FALKOR_E1003
	ldr	x30, [x30]
#else
1044
	ldr	x30, =vectors
1045
#endif
1046 1047 1048 1049
	prfm	plil1strm, [x30, #(1b - tramp_vectors)]
	msr	vbar_el1, x30
	add	x30, x30, #(1b - tramp_vectors)
	isb
1050
	ret
1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087
	.endm

	.macro tramp_exit, regsize = 64
	adr	x30, tramp_vectors
	msr	vbar_el1, x30
	tramp_unmap_kernel	x30
	.if	\regsize == 64
	mrs	x30, far_el1
	.endif
	eret
	.endm

	.align	11
ENTRY(tramp_vectors)
	.space	0x400

	tramp_ventry
	tramp_ventry
	tramp_ventry
	tramp_ventry

	tramp_ventry	32
	tramp_ventry	32
	tramp_ventry	32
	tramp_ventry	32
END(tramp_vectors)

ENTRY(tramp_exit_native)
	tramp_exit
END(tramp_exit_native)

ENTRY(tramp_exit_compat)
	tramp_exit	32
END(tramp_exit_compat)

	.ltorg
	.popsection				// .entry.tramp.text
1088 1089 1090 1091 1092 1093 1094 1095
#ifdef CONFIG_RANDOMIZE_BASE
	.pushsection ".rodata", "a"
	.align PAGE_SHIFT
	.globl	__entry_tramp_data_start
__entry_tramp_data_start:
	.quad	vectors
	.popsection				// .rodata
#endif /* CONFIG_RANDOMIZE_BASE */
1096 1097
#endif /* CONFIG_UNMAP_KERNEL_AT_EL0 */

C
Catalin Marinas 已提交
1098 1099 1100 1101 1102 1103 1104
/*
 * Special system call wrappers.
 */
ENTRY(sys_rt_sigreturn_wrapper)
	mov	x0, sp
	b	sys_rt_sigreturn
ENDPROC(sys_rt_sigreturn_wrapper)
1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150

/*
 * Register switch for AArch64. The callee-saved registers need to be saved
 * and restored. On entry:
 *   x0 = previous task_struct (must be preserved across the switch)
 *   x1 = next task_struct
 * Previous and next are guaranteed not to be the same.
 *
 */
ENTRY(cpu_switch_to)
	mov	x10, #THREAD_CPU_CONTEXT
	add	x8, x0, x10
	mov	x9, sp
	stp	x19, x20, [x8], #16		// store callee-saved registers
	stp	x21, x22, [x8], #16
	stp	x23, x24, [x8], #16
	stp	x25, x26, [x8], #16
	stp	x27, x28, [x8], #16
	stp	x29, x9, [x8], #16
	str	lr, [x8]
	add	x8, x1, x10
	ldp	x19, x20, [x8], #16		// restore callee-saved registers
	ldp	x21, x22, [x8], #16
	ldp	x23, x24, [x8], #16
	ldp	x25, x26, [x8], #16
	ldp	x27, x28, [x8], #16
	ldp	x29, x9, [x8], #16
	ldr	lr, [x8]
	mov	sp, x9
	msr	sp_el0, x1
	ret
ENDPROC(cpu_switch_to)
NOKPROBE(cpu_switch_to)

/*
 * This is how we return from a fork.
 */
ENTRY(ret_from_fork)
	bl	schedule_tail
	cbz	x19, 1f				// not a kernel thread
	mov	x0, x20
	blr	x19
1:	get_thread_info tsk
	b	ret_to_user
ENDPROC(ret_from_fork)
NOKPROBE(ret_from_fork)
1151 1152 1153 1154 1155 1156

#ifdef CONFIG_ARM_SDE_INTERFACE

#include <asm/sdei.h>
#include <uapi/linux/arm_sdei.h>

1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228
.macro sdei_handler_exit exit_mode
	/* On success, this call never returns... */
	cmp	\exit_mode, #SDEI_EXIT_SMC
	b.ne	99f
	smc	#0
	b	.
99:	hvc	#0
	b	.
.endm

#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
/*
 * The regular SDEI entry point may have been unmapped along with the rest of
 * the kernel. This trampoline restores the kernel mapping to make the x1 memory
 * argument accessible.
 *
 * This clobbers x4, __sdei_handler() will restore this from firmware's
 * copy.
 */
.ltorg
.pushsection ".entry.tramp.text", "ax"
ENTRY(__sdei_asm_entry_trampoline)
	mrs	x4, ttbr1_el1
	tbz	x4, #USER_ASID_BIT, 1f

	tramp_map_kernel tmp=x4
	isb
	mov	x4, xzr

	/*
	 * Use reg->interrupted_regs.addr_limit to remember whether to unmap
	 * the kernel on exit.
	 */
1:	str	x4, [x1, #(SDEI_EVENT_INTREGS + S_ORIG_ADDR_LIMIT)]

#ifdef CONFIG_RANDOMIZE_BASE
	adr	x4, tramp_vectors + PAGE_SIZE
	add	x4, x4, #:lo12:__sdei_asm_trampoline_next_handler
	ldr	x4, [x4]
#else
	ldr	x4, =__sdei_asm_handler
#endif
	br	x4
ENDPROC(__sdei_asm_entry_trampoline)
NOKPROBE(__sdei_asm_entry_trampoline)

/*
 * Make the exit call and restore the original ttbr1_el1
 *
 * x0 & x1: setup for the exit API call
 * x2: exit_mode
 * x4: struct sdei_registered_event argument from registration time.
 */
ENTRY(__sdei_asm_exit_trampoline)
	ldr	x4, [x4, #(SDEI_EVENT_INTREGS + S_ORIG_ADDR_LIMIT)]
	cbnz	x4, 1f

	tramp_unmap_kernel	tmp=x4

1:	sdei_handler_exit exit_mode=x2
ENDPROC(__sdei_asm_exit_trampoline)
NOKPROBE(__sdei_asm_exit_trampoline)
	.ltorg
.popsection		// .entry.tramp.text
#ifdef CONFIG_RANDOMIZE_BASE
.pushsection ".rodata", "a"
__sdei_asm_trampoline_next_handler:
	.quad	__sdei_asm_handler
.popsection		// .rodata
#endif /* CONFIG_RANDOMIZE_BASE */
#endif /* CONFIG_UNMAP_KERNEL_AT_EL0 */

1229 1230 1231 1232 1233 1234 1235
/*
 * Software Delegated Exception entry point.
 *
 * x0: Event number
 * x1: struct sdei_registered_event argument from registration time.
 * x2: interrupted PC
 * x3: interrupted PSTATE
1236
 * x4: maybe clobbered by the trampoline
1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301
 *
 * Firmware has preserved x0->x17 for us, we must save/restore the rest to
 * follow SMC-CC. We save (or retrieve) all the registers as the handler may
 * want them.
 */
ENTRY(__sdei_asm_handler)
	stp     x2, x3, [x1, #SDEI_EVENT_INTREGS + S_PC]
	stp     x4, x5, [x1, #SDEI_EVENT_INTREGS + 16 * 2]
	stp     x6, x7, [x1, #SDEI_EVENT_INTREGS + 16 * 3]
	stp     x8, x9, [x1, #SDEI_EVENT_INTREGS + 16 * 4]
	stp     x10, x11, [x1, #SDEI_EVENT_INTREGS + 16 * 5]
	stp     x12, x13, [x1, #SDEI_EVENT_INTREGS + 16 * 6]
	stp     x14, x15, [x1, #SDEI_EVENT_INTREGS + 16 * 7]
	stp     x16, x17, [x1, #SDEI_EVENT_INTREGS + 16 * 8]
	stp     x18, x19, [x1, #SDEI_EVENT_INTREGS + 16 * 9]
	stp     x20, x21, [x1, #SDEI_EVENT_INTREGS + 16 * 10]
	stp     x22, x23, [x1, #SDEI_EVENT_INTREGS + 16 * 11]
	stp     x24, x25, [x1, #SDEI_EVENT_INTREGS + 16 * 12]
	stp     x26, x27, [x1, #SDEI_EVENT_INTREGS + 16 * 13]
	stp     x28, x29, [x1, #SDEI_EVENT_INTREGS + 16 * 14]
	mov	x4, sp
	stp     lr, x4, [x1, #SDEI_EVENT_INTREGS + S_LR]

	mov	x19, x1

#ifdef CONFIG_VMAP_STACK
	/*
	 * entry.S may have been using sp as a scratch register, find whether
	 * this is a normal or critical event and switch to the appropriate
	 * stack for this CPU.
	 */
	ldrb	w4, [x19, #SDEI_EVENT_PRIORITY]
	cbnz	w4, 1f
	ldr_this_cpu dst=x5, sym=sdei_stack_normal_ptr, tmp=x6
	b	2f
1:	ldr_this_cpu dst=x5, sym=sdei_stack_critical_ptr, tmp=x6
2:	mov	x6, #SDEI_STACK_SIZE
	add	x5, x5, x6
	mov	sp, x5
#endif

	/*
	 * We may have interrupted userspace, or a guest, or exit-from or
	 * return-to either of these. We can't trust sp_el0, restore it.
	 */
	mrs	x28, sp_el0
	ldr_this_cpu	dst=x0, sym=__entry_task, tmp=x1
	msr	sp_el0, x0

	/* If we interrupted the kernel point to the previous stack/frame. */
	and     x0, x3, #0xc
	mrs     x1, CurrentEL
	cmp     x0, x1
	csel	x29, x29, xzr, eq	// fp, or zero
	csel	x4, x2, xzr, eq		// elr, or zero

	stp	x29, x4, [sp, #-16]!
	mov	x29, sp

	add	x0, x19, #SDEI_EVENT_INTREGS
	mov	x1, x19
	bl	__sdei_handler

	msr	sp_el0, x28
	/* restore regs >x17 that we clobbered */
1302 1303 1304 1305 1306
	mov	x4, x19         // keep x4 for __sdei_asm_exit_trampoline
	ldp	x28, x29, [x4, #SDEI_EVENT_INTREGS + 16 * 14]
	ldp	x18, x19, [x4, #SDEI_EVENT_INTREGS + 16 * 9]
	ldp	lr, x1, [x4, #SDEI_EVENT_INTREGS + S_LR]
	mov	sp, x1
1307 1308 1309 1310 1311 1312 1313 1314 1315

	mov	x1, x0			// address to complete_and_resume
	/* x0 = (x0 <= 1) ? EVENT_COMPLETE:EVENT_COMPLETE_AND_RESUME */
	cmp	x0, #1
	mov_q	x2, SDEI_1_0_FN_SDEI_EVENT_COMPLETE
	mov_q	x3, SDEI_1_0_FN_SDEI_EVENT_COMPLETE_AND_RESUME
	csel	x0, x2, x3, ls

	ldr_l	x2, sdei_exit_mode
1316 1317 1318 1319 1320 1321 1322 1323 1324

alternative_if_not ARM64_UNMAP_KERNEL_AT_EL0
	sdei_handler_exit exit_mode=x2
alternative_else_nop_endif

#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
	tramp_alias	dst=x5, sym=__sdei_asm_exit_trampoline
	br	x5
#endif
1325 1326 1327
ENDPROC(__sdei_asm_handler)
NOKPROBE(__sdei_asm_handler)
#endif /* CONFIG_ARM_SDE_INTERFACE */