entry.S 16.7 KB
Newer Older
C
Catalin Marinas 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
/*
 * Low-level exception handling code
 *
 * Copyright (C) 2012 ARM Ltd.
 * Authors:	Catalin Marinas <catalin.marinas@arm.com>
 *		Will Deacon <will.deacon@arm.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/init.h>
#include <linux/linkage.h>

24
#include <asm/alternative.h>
C
Catalin Marinas 已提交
25 26
#include <asm/assembler.h>
#include <asm/asm-offsets.h>
27
#include <asm/cpufeature.h>
C
Catalin Marinas 已提交
28
#include <asm/errno.h>
29
#include <asm/esr.h>
C
Catalin Marinas 已提交
30 31 32
#include <asm/thread_info.h>
#include <asm/unistd.h>

L
Larry Bassel 已提交
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58
/*
 * Context tracking subsystem.  Used to instrument transitions
 * between user and kernel mode.
 */
	.macro ct_user_exit, syscall = 0
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_exit
	.if \syscall == 1
	/*
	 * Save/restore needed during syscalls.  Restore syscall arguments from
	 * the values already saved on stack during kernel_entry.
	 */
	ldp	x0, x1, [sp]
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
	.endif
#endif
	.endm

	.macro ct_user_enter
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_enter
#endif
	.endm

C
Catalin Marinas 已提交
59 60 61 62 63 64 65 66 67 68
/*
 * Bad Abort numbers
 *-----------------
 */
#define BAD_SYNC	0
#define BAD_IRQ		1
#define BAD_FIQ		2
#define BAD_ERROR	3

	.macro	kernel_entry, el, regsize = 64
69
	sub	sp, sp, #S_FRAME_SIZE
C
Catalin Marinas 已提交
70 71 72
	.if	\regsize == 32
	mov	w0, w0				// zero upper 32 bits of x0
	.endif
73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88
	stp	x0, x1, [sp, #16 * 0]
	stp	x2, x3, [sp, #16 * 1]
	stp	x4, x5, [sp, #16 * 2]
	stp	x6, x7, [sp, #16 * 3]
	stp	x8, x9, [sp, #16 * 4]
	stp	x10, x11, [sp, #16 * 5]
	stp	x12, x13, [sp, #16 * 6]
	stp	x14, x15, [sp, #16 * 7]
	stp	x16, x17, [sp, #16 * 8]
	stp	x18, x19, [sp, #16 * 9]
	stp	x20, x21, [sp, #16 * 10]
	stp	x22, x23, [sp, #16 * 11]
	stp	x24, x25, [sp, #16 * 12]
	stp	x26, x27, [sp, #16 * 13]
	stp	x28, x29, [sp, #16 * 14]

C
Catalin Marinas 已提交
89 90
	.if	\el == 0
	mrs	x21, sp_el0
91 92
	mov	tsk, sp
	and	tsk, tsk, #~(THREAD_SIZE - 1)	// Ensure MDSCR_EL1.SS is clear,
93 94
	ldr	x19, [tsk, #TI_FLAGS]		// since we can unmask debug
	disable_step_tsk x19, x20		// exceptions when scheduling.
C
Catalin Marinas 已提交
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110
	.else
	add	x21, sp, #S_FRAME_SIZE
	.endif
	mrs	x22, elr_el1
	mrs	x23, spsr_el1
	stp	lr, x21, [sp, #S_LR]
	stp	x22, x23, [sp, #S_PC]

	/*
	 * Set syscallno to -1 by default (overridden later if real syscall).
	 */
	.if	\el == 0
	mvn	x21, xzr
	str	x21, [sp, #S_SYSCALLNO]
	.endif

111 112 113 114 115 116 117
	/*
	 * Set sp_el0 to current thread_info.
	 */
	.if	\el == 0
	msr	sp_el0, tsk
	.endif

C
Catalin Marinas 已提交
118 119 120 121 122 123 124 125 126
	/*
	 * Registers that may be useful after this macro is invoked:
	 *
	 * x21 - aborted SP
	 * x22 - aborted PC
	 * x23 - aborted PSTATE
	*/
	.endm

127
	.macro	kernel_exit, el
C
Catalin Marinas 已提交
128 129
	ldp	x21, x22, [sp, #S_PC]		// load ELR, SPSR
	.if	\el == 0
L
Larry Bassel 已提交
130
	ct_user_enter
C
Catalin Marinas 已提交
131
	ldr	x23, [sp, #S_SP]		// load return stack pointer
132
	msr	sp_el0, x23
133
#ifdef CONFIG_ARM64_ERRATUM_845719
134 135 136
alternative_if_not ARM64_WORKAROUND_845719
	nop
	nop
137
#ifdef CONFIG_PID_IN_CONTEXTIDR
138 139 140 141 142 143 144
	nop
#endif
alternative_else
	tbz	x22, #4, 1f
#ifdef CONFIG_PID_IN_CONTEXTIDR
	mrs	x29, contextidr_el1
	msr	contextidr_el1, x29
145
#else
146
	msr contextidr_el1, xzr
147
#endif
148 149
1:
alternative_endif
150
#endif
C
Catalin Marinas 已提交
151
	.endif
152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170
	msr	elr_el1, x21			// set up the return data
	msr	spsr_el1, x22
	ldp	x0, x1, [sp, #16 * 0]
	ldp	x2, x3, [sp, #16 * 1]
	ldp	x4, x5, [sp, #16 * 2]
	ldp	x6, x7, [sp, #16 * 3]
	ldp	x8, x9, [sp, #16 * 4]
	ldp	x10, x11, [sp, #16 * 5]
	ldp	x12, x13, [sp, #16 * 6]
	ldp	x14, x15, [sp, #16 * 7]
	ldp	x16, x17, [sp, #16 * 8]
	ldp	x18, x19, [sp, #16 * 9]
	ldp	x20, x21, [sp, #16 * 10]
	ldp	x22, x23, [sp, #16 * 11]
	ldp	x24, x25, [sp, #16 * 12]
	ldp	x26, x27, [sp, #16 * 13]
	ldp	x28, x29, [sp, #16 * 14]
	ldr	lr, [sp, #S_LR]
	add	sp, sp, #S_FRAME_SIZE		// restore sp
C
Catalin Marinas 已提交
171 172 173 174
	eret					// return to kernel
	.endm

	.macro	get_thread_info, rd
175
	mrs	\rd, sp_el0
C
Catalin Marinas 已提交
176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
	.endm

/*
 * These are the registers used in the syscall handler, and allow us to
 * have in theory up to 7 arguments to a function - x0 to x6.
 *
 * x7 is reserved for the system call number in 32-bit mode.
 */
sc_nr	.req	x25		// number of system calls
scno	.req	x26		// syscall number
stbl	.req	x27		// syscall table pointer
tsk	.req	x28		// current thread_info

/*
 * Interrupt handling.
 */
	.macro	irq_handler
193 194
	adrp	x1, handle_arch_irq
	ldr	x1, [x1, #:lo12:handle_arch_irq]
C
Catalin Marinas 已提交
195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294
	mov	x0, sp
	blr	x1
	.endm

	.text

/*
 * Exception vectors.
 */

	.align	11
ENTRY(vectors)
	ventry	el1_sync_invalid		// Synchronous EL1t
	ventry	el1_irq_invalid			// IRQ EL1t
	ventry	el1_fiq_invalid			// FIQ EL1t
	ventry	el1_error_invalid		// Error EL1t

	ventry	el1_sync			// Synchronous EL1h
	ventry	el1_irq				// IRQ EL1h
	ventry	el1_fiq_invalid			// FIQ EL1h
	ventry	el1_error_invalid		// Error EL1h

	ventry	el0_sync			// Synchronous 64-bit EL0
	ventry	el0_irq				// IRQ 64-bit EL0
	ventry	el0_fiq_invalid			// FIQ 64-bit EL0
	ventry	el0_error_invalid		// Error 64-bit EL0

#ifdef CONFIG_COMPAT
	ventry	el0_sync_compat			// Synchronous 32-bit EL0
	ventry	el0_irq_compat			// IRQ 32-bit EL0
	ventry	el0_fiq_invalid_compat		// FIQ 32-bit EL0
	ventry	el0_error_invalid_compat	// Error 32-bit EL0
#else
	ventry	el0_sync_invalid		// Synchronous 32-bit EL0
	ventry	el0_irq_invalid			// IRQ 32-bit EL0
	ventry	el0_fiq_invalid			// FIQ 32-bit EL0
	ventry	el0_error_invalid		// Error 32-bit EL0
#endif
END(vectors)

/*
 * Invalid mode handlers
 */
	.macro	inv_entry, el, reason, regsize = 64
	kernel_entry el, \regsize
	mov	x0, sp
	mov	x1, #\reason
	mrs	x2, esr_el1
	b	bad_mode
	.endm

el0_sync_invalid:
	inv_entry 0, BAD_SYNC
ENDPROC(el0_sync_invalid)

el0_irq_invalid:
	inv_entry 0, BAD_IRQ
ENDPROC(el0_irq_invalid)

el0_fiq_invalid:
	inv_entry 0, BAD_FIQ
ENDPROC(el0_fiq_invalid)

el0_error_invalid:
	inv_entry 0, BAD_ERROR
ENDPROC(el0_error_invalid)

#ifdef CONFIG_COMPAT
el0_fiq_invalid_compat:
	inv_entry 0, BAD_FIQ, 32
ENDPROC(el0_fiq_invalid_compat)

el0_error_invalid_compat:
	inv_entry 0, BAD_ERROR, 32
ENDPROC(el0_error_invalid_compat)
#endif

el1_sync_invalid:
	inv_entry 1, BAD_SYNC
ENDPROC(el1_sync_invalid)

el1_irq_invalid:
	inv_entry 1, BAD_IRQ
ENDPROC(el1_irq_invalid)

el1_fiq_invalid:
	inv_entry 1, BAD_FIQ
ENDPROC(el1_fiq_invalid)

el1_error_invalid:
	inv_entry 1, BAD_ERROR
ENDPROC(el1_error_invalid)

/*
 * EL1 mode handlers.
 */
	.align	6
el1_sync:
	kernel_entry 1
	mrs	x1, esr_el1			// read the syndrome register
M
Mark Rutland 已提交
295 296
	lsr	x24, x1, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_DABT_CUR	// data abort in EL1
C
Catalin Marinas 已提交
297
	b.eq	el1_da
M
Mark Rutland 已提交
298
	cmp	x24, #ESR_ELx_EC_SYS64		// configurable trap
C
Catalin Marinas 已提交
299
	b.eq	el1_undef
M
Mark Rutland 已提交
300
	cmp	x24, #ESR_ELx_EC_SP_ALIGN	// stack alignment exception
C
Catalin Marinas 已提交
301
	b.eq	el1_sp_pc
M
Mark Rutland 已提交
302
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
C
Catalin Marinas 已提交
303
	b.eq	el1_sp_pc
M
Mark Rutland 已提交
304
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL1
C
Catalin Marinas 已提交
305
	b.eq	el1_undef
M
Mark Rutland 已提交
306
	cmp	x24, #ESR_ELx_EC_BREAKPT_CUR	// debug exception in EL1
C
Catalin Marinas 已提交
307 308 309 310 311 312 313
	b.ge	el1_dbg
	b	el1_inv
el1_da:
	/*
	 * Data abort handling
	 */
	mrs	x0, far_el1
314
	enable_dbg
C
Catalin Marinas 已提交
315 316 317 318 319 320 321 322 323 324 325 326 327 328 329
	// re-enable interrupts if they were enabled in the aborted context
	tbnz	x23, #7, 1f			// PSR_I_BIT
	enable_irq
1:
	mov	x2, sp				// struct pt_regs
	bl	do_mem_abort

	// disable interrupts before pulling preserved data off the stack
	disable_irq
	kernel_exit 1
el1_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
	mrs	x0, far_el1
330
	enable_dbg
C
Catalin Marinas 已提交
331 332 333 334 335 336
	mov	x2, sp
	b	do_sp_pc_abort
el1_undef:
	/*
	 * Undefined instruction
	 */
337
	enable_dbg
C
Catalin Marinas 已提交
338 339 340 341 342 343
	mov	x0, sp
	b	do_undefinstr
el1_dbg:
	/*
	 * Debug exception handling
	 */
M
Mark Rutland 已提交
344
	cmp	x24, #ESR_ELx_EC_BRK64		// if BRK64
345
	cinc	x24, x24, eq			// set bit '0'
C
Catalin Marinas 已提交
346 347 348 349 350 351 352
	tbz	x24, #0, el1_inv		// EL1 only
	mrs	x0, far_el1
	mov	x2, sp				// struct pt_regs
	bl	do_debug_exception
	kernel_exit 1
el1_inv:
	// TODO: add support for undefined instructions in kernel mode
353
	enable_dbg
C
Catalin Marinas 已提交
354
	mov	x0, sp
355
	mov	x2, x1
C
Catalin Marinas 已提交
356 357 358 359 360 361 362
	mov	x1, #BAD_SYNC
	b	bad_mode
ENDPROC(el1_sync)

	.align	6
el1_irq:
	kernel_entry 1
363
	enable_dbg
C
Catalin Marinas 已提交
364 365 366
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
367

C
Catalin Marinas 已提交
368
	irq_handler
369

C
Catalin Marinas 已提交
370
#ifdef CONFIG_PREEMPT
371
	get_thread_info tsk
N
Neil Zhang 已提交
372
	ldr	w24, [tsk, #TI_PREEMPT]		// get preempt count
373
	cbnz	w24, 1f				// preempt count != 0
C
Catalin Marinas 已提交
374 375 376 377 378 379 380 381 382 383 384 385 386 387
	ldr	x0, [tsk, #TI_FLAGS]		// get flags
	tbz	x0, #TIF_NEED_RESCHED, 1f	// needs rescheduling?
	bl	el1_preempt
1:
#endif
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	kernel_exit 1
ENDPROC(el1_irq)

#ifdef CONFIG_PREEMPT
el1_preempt:
	mov	x24, lr
388
1:	bl	preempt_schedule_irq		// irq en/disable is done inside
C
Catalin Marinas 已提交
389 390 391 392 393 394 395 396 397 398 399 400
	ldr	x0, [tsk, #TI_FLAGS]		// get new tasks TI_FLAGS
	tbnz	x0, #TIF_NEED_RESCHED, 1b	// needs rescheduling?
	ret	x24
#endif

/*
 * EL0 mode handlers.
 */
	.align	6
el0_sync:
	kernel_entry 0
	mrs	x25, esr_el1			// read the syndrome register
M
Mark Rutland 已提交
401 402
	lsr	x24, x25, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_SVC64		// SVC in 64-bit state
C
Catalin Marinas 已提交
403
	b.eq	el0_svc
M
Mark Rutland 已提交
404
	cmp	x24, #ESR_ELx_EC_DABT_LOW	// data abort in EL0
C
Catalin Marinas 已提交
405
	b.eq	el0_da
M
Mark Rutland 已提交
406
	cmp	x24, #ESR_ELx_EC_IABT_LOW	// instruction abort in EL0
C
Catalin Marinas 已提交
407
	b.eq	el0_ia
M
Mark Rutland 已提交
408
	cmp	x24, #ESR_ELx_EC_FP_ASIMD	// FP/ASIMD access
C
Catalin Marinas 已提交
409
	b.eq	el0_fpsimd_acc
M
Mark Rutland 已提交
410
	cmp	x24, #ESR_ELx_EC_FP_EXC64	// FP/ASIMD exception
C
Catalin Marinas 已提交
411
	b.eq	el0_fpsimd_exc
M
Mark Rutland 已提交
412
	cmp	x24, #ESR_ELx_EC_SYS64		// configurable trap
C
Catalin Marinas 已提交
413
	b.eq	el0_undef
M
Mark Rutland 已提交
414
	cmp	x24, #ESR_ELx_EC_SP_ALIGN	// stack alignment exception
C
Catalin Marinas 已提交
415
	b.eq	el0_sp_pc
M
Mark Rutland 已提交
416
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
C
Catalin Marinas 已提交
417
	b.eq	el0_sp_pc
M
Mark Rutland 已提交
418
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL0
C
Catalin Marinas 已提交
419
	b.eq	el0_undef
M
Mark Rutland 已提交
420
	cmp	x24, #ESR_ELx_EC_BREAKPT_LOW	// debug exception in EL0
C
Catalin Marinas 已提交
421 422 423 424 425 426 427 428
	b.ge	el0_dbg
	b	el0_inv

#ifdef CONFIG_COMPAT
	.align	6
el0_sync_compat:
	kernel_entry 0, 32
	mrs	x25, esr_el1			// read the syndrome register
M
Mark Rutland 已提交
429 430
	lsr	x24, x25, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_SVC32		// SVC in 32-bit state
C
Catalin Marinas 已提交
431
	b.eq	el0_svc_compat
M
Mark Rutland 已提交
432
	cmp	x24, #ESR_ELx_EC_DABT_LOW	// data abort in EL0
C
Catalin Marinas 已提交
433
	b.eq	el0_da
M
Mark Rutland 已提交
434
	cmp	x24, #ESR_ELx_EC_IABT_LOW	// instruction abort in EL0
C
Catalin Marinas 已提交
435
	b.eq	el0_ia
M
Mark Rutland 已提交
436
	cmp	x24, #ESR_ELx_EC_FP_ASIMD	// FP/ASIMD access
C
Catalin Marinas 已提交
437
	b.eq	el0_fpsimd_acc
M
Mark Rutland 已提交
438
	cmp	x24, #ESR_ELx_EC_FP_EXC32	// FP/ASIMD exception
C
Catalin Marinas 已提交
439
	b.eq	el0_fpsimd_exc
440 441
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
	b.eq	el0_sp_pc
M
Mark Rutland 已提交
442
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL0
C
Catalin Marinas 已提交
443
	b.eq	el0_undef
M
Mark Rutland 已提交
444
	cmp	x24, #ESR_ELx_EC_CP15_32	// CP15 MRC/MCR trap
445
	b.eq	el0_undef
M
Mark Rutland 已提交
446
	cmp	x24, #ESR_ELx_EC_CP15_64	// CP15 MRRC/MCRR trap
447
	b.eq	el0_undef
M
Mark Rutland 已提交
448
	cmp	x24, #ESR_ELx_EC_CP14_MR	// CP14 MRC/MCR trap
449
	b.eq	el0_undef
M
Mark Rutland 已提交
450
	cmp	x24, #ESR_ELx_EC_CP14_LS	// CP14 LDC/STC trap
451
	b.eq	el0_undef
M
Mark Rutland 已提交
452
	cmp	x24, #ESR_ELx_EC_CP14_64	// CP14 MRRC/MCRR trap
453
	b.eq	el0_undef
M
Mark Rutland 已提交
454
	cmp	x24, #ESR_ELx_EC_BREAKPT_LOW	// debug exception in EL0
C
Catalin Marinas 已提交
455 456 457 458 459 460
	b.ge	el0_dbg
	b	el0_inv
el0_svc_compat:
	/*
	 * AArch32 syscall handling
	 */
461
	adrp	stbl, compat_sys_call_table	// load compat syscall table pointer
C
Catalin Marinas 已提交
462 463 464 465 466 467 468 469 470 471 472 473 474 475
	uxtw	scno, w7			// syscall number in w7 (r7)
	mov     sc_nr, #__NR_compat_syscalls
	b	el0_svc_naked

	.align	6
el0_irq_compat:
	kernel_entry 0, 32
	b	el0_irq_naked
#endif

el0_da:
	/*
	 * Data abort handling
	 */
476
	mrs	x26, far_el1
C
Catalin Marinas 已提交
477
	// enable interrupts before calling the main handler
478
	enable_dbg_and_irq
L
Larry Bassel 已提交
479
	ct_user_exit
480
	bic	x0, x26, #(0xff << 56)
C
Catalin Marinas 已提交
481 482
	mov	x1, x25
	mov	x2, sp
483 484
	bl	do_mem_abort
	b	ret_to_user
C
Catalin Marinas 已提交
485 486 487 488
el0_ia:
	/*
	 * Instruction abort handling
	 */
489
	mrs	x26, far_el1
C
Catalin Marinas 已提交
490
	// enable interrupts before calling the main handler
491
	enable_dbg_and_irq
L
Larry Bassel 已提交
492
	ct_user_exit
493
	mov	x0, x26
C
Catalin Marinas 已提交
494 495
	orr	x1, x25, #1 << 24		// use reserved ISS bit for instruction aborts
	mov	x2, sp
496 497
	bl	do_mem_abort
	b	ret_to_user
C
Catalin Marinas 已提交
498 499 500 501
el0_fpsimd_acc:
	/*
	 * Floating Point or Advanced SIMD access
	 */
502
	enable_dbg
L
Larry Bassel 已提交
503
	ct_user_exit
C
Catalin Marinas 已提交
504 505
	mov	x0, x25
	mov	x1, sp
506 507
	bl	do_fpsimd_acc
	b	ret_to_user
C
Catalin Marinas 已提交
508 509 510 511
el0_fpsimd_exc:
	/*
	 * Floating Point or Advanced SIMD exception
	 */
512
	enable_dbg
L
Larry Bassel 已提交
513
	ct_user_exit
C
Catalin Marinas 已提交
514 515
	mov	x0, x25
	mov	x1, sp
516 517
	bl	do_fpsimd_exc
	b	ret_to_user
C
Catalin Marinas 已提交
518 519 520 521
el0_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
522
	mrs	x26, far_el1
C
Catalin Marinas 已提交
523
	// enable interrupts before calling the main handler
524
	enable_dbg_and_irq
525
	ct_user_exit
526
	mov	x0, x26
C
Catalin Marinas 已提交
527 528
	mov	x1, x25
	mov	x2, sp
529 530
	bl	do_sp_pc_abort
	b	ret_to_user
C
Catalin Marinas 已提交
531 532 533 534
el0_undef:
	/*
	 * Undefined instruction
	 */
535
	// enable interrupts before calling the main handler
536
	enable_dbg_and_irq
L
Larry Bassel 已提交
537
	ct_user_exit
538
	mov	x0, sp
539 540
	bl	do_undefinstr
	b	ret_to_user
C
Catalin Marinas 已提交
541 542 543 544 545 546 547 548
el0_dbg:
	/*
	 * Debug exception handling
	 */
	tbnz	x24, #0, el0_inv		// EL0 only
	mrs	x0, far_el1
	mov	x1, x25
	mov	x2, sp
549 550
	bl	do_debug_exception
	enable_dbg
L
Larry Bassel 已提交
551
	ct_user_exit
552
	b	ret_to_user
C
Catalin Marinas 已提交
553
el0_inv:
554
	enable_dbg
L
Larry Bassel 已提交
555
	ct_user_exit
C
Catalin Marinas 已提交
556 557
	mov	x0, sp
	mov	x1, #BAD_SYNC
558
	mov	x2, x25
559 560
	bl	bad_mode
	b	ret_to_user
C
Catalin Marinas 已提交
561 562 563 564 565 566 567 568 569 570
ENDPROC(el0_sync)

	.align	6
el0_irq:
	kernel_entry 0
el0_irq_naked:
	enable_dbg
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
571

L
Larry Bassel 已提交
572
	ct_user_exit
C
Catalin Marinas 已提交
573
	irq_handler
574

C
Catalin Marinas 已提交
575 576 577 578 579 580 581 582 583 584 585 586 587 588 589
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	b	ret_to_user
ENDPROC(el0_irq)

/*
 * Register switch for AArch64. The callee-saved registers need to be saved
 * and restored. On entry:
 *   x0 = previous task_struct (must be preserved across the switch)
 *   x1 = next task_struct
 * Previous and next are guaranteed not to be the same.
 *
 */
ENTRY(cpu_switch_to)
590 591
	mov	x10, #THREAD_CPU_CONTEXT
	add	x8, x0, x10
C
Catalin Marinas 已提交
592 593 594 595 596 597 598 599
	mov	x9, sp
	stp	x19, x20, [x8], #16		// store callee-saved registers
	stp	x21, x22, [x8], #16
	stp	x23, x24, [x8], #16
	stp	x25, x26, [x8], #16
	stp	x27, x28, [x8], #16
	stp	x29, x9, [x8], #16
	str	lr, [x8]
600
	add	x8, x1, x10
C
Catalin Marinas 已提交
601 602 603 604 605 606 607 608
	ldp	x19, x20, [x8], #16		// restore callee-saved registers
	ldp	x21, x22, [x8], #16
	ldp	x23, x24, [x8], #16
	ldp	x25, x26, [x8], #16
	ldp	x27, x28, [x8], #16
	ldp	x29, x9, [x8], #16
	ldr	lr, [x8]
	mov	sp, x9
609 610
	and	x9, x9, #~(THREAD_SIZE - 1)
	msr	sp_el0, x9
C
Catalin Marinas 已提交
611 612 613 614 615 616 617 618 619
	ret
ENDPROC(cpu_switch_to)

/*
 * This is the fast syscall return path.  We do as little as possible here,
 * and this includes saving x0 back into the kernel stack.
 */
ret_fast_syscall:
	disable_irq				// disable interrupts
620
	str	x0, [sp, #S_X0]			// returned x0
621 622 623
	ldr	x1, [tsk, #TI_FLAGS]		// re-check for syscall tracing
	and	x2, x1, #_TIF_SYSCALL_WORK
	cbnz	x2, ret_fast_syscall_trace
C
Catalin Marinas 已提交
624
	and	x2, x1, #_TIF_WORK_MASK
625
	cbnz	x2, work_pending
626
	enable_step_tsk x1, x2
627
	kernel_exit 0
628 629
ret_fast_syscall_trace:
	enable_irq				// enable interrupts
630
	b	__sys_trace_return_skipped	// we already saved x0
C
Catalin Marinas 已提交
631 632 633 634 635 636

/*
 * Ok, we need to do extra processing, enter the slow path.
 */
work_pending:
	tbnz	x1, #TIF_NEED_RESCHED, work_resched
637
	/* TIF_SIGPENDING, TIF_NOTIFY_RESUME or TIF_FOREIGN_FPSTATE case */
C
Catalin Marinas 已提交
638 639 640 641
	ldr	x2, [sp, #S_PSTATE]
	mov	x0, sp				// 'regs'
	tst	x2, #PSR_MODE_MASK		// user mode regs?
	b.ne	no_work_pending			// returning to kernel
642
	enable_irq				// enable interrupts for do_notify_resume()
C
Catalin Marinas 已提交
643 644 645
	bl	do_notify_resume
	b	ret_to_user
work_resched:
646 647 648
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off		// the IRQs are off here, inform the tracing code
#endif
C
Catalin Marinas 已提交
649 650 651 652 653
	bl	schedule

/*
 * "slow" syscall return path.
 */
654
ret_to_user:
C
Catalin Marinas 已提交
655 656 657 658
	disable_irq				// disable interrupts
	ldr	x1, [tsk, #TI_FLAGS]
	and	x2, x1, #_TIF_WORK_MASK
	cbnz	x2, work_pending
659
	enable_step_tsk x1, x2
C
Catalin Marinas 已提交
660
no_work_pending:
661
	kernel_exit 0
C
Catalin Marinas 已提交
662 663 664 665 666 667 668
ENDPROC(ret_to_user)

/*
 * This is how we return from a fork.
 */
ENTRY(ret_from_fork)
	bl	schedule_tail
669 670 671 672
	cbz	x19, 1f				// not a kernel thread
	mov	x0, x20
	blr	x19
1:	get_thread_info tsk
C
Catalin Marinas 已提交
673 674 675 676 677 678 679 680 681 682 683 684 685
	b	ret_to_user
ENDPROC(ret_from_fork)

/*
 * SVC handler.
 */
	.align	6
el0_svc:
	adrp	stbl, sys_call_table		// load syscall table pointer
	uxtw	scno, w8			// syscall number in w8
	mov	sc_nr, #__NR_syscalls
el0_svc_naked:					// compat entry point
	stp	x0, scno, [sp, #S_ORIG_X0]	// save the original x0 and syscall number
686
	enable_dbg_and_irq
L
Larry Bassel 已提交
687
	ct_user_exit 1
C
Catalin Marinas 已提交
688

689 690 691
	ldr	x16, [tsk, #TI_FLAGS]		// check for syscall hooks
	tst	x16, #_TIF_SYSCALL_WORK
	b.ne	__sys_trace
C
Catalin Marinas 已提交
692 693 694
	cmp     scno, sc_nr                     // check upper syscall limit
	b.hs	ni_sys
	ldr	x16, [stbl, scno, lsl #3]	// address in the syscall table
695 696
	blr	x16				// call sys_* routine
	b	ret_fast_syscall
C
Catalin Marinas 已提交
697 698
ni_sys:
	mov	x0, sp
699 700
	bl	do_ni_syscall
	b	ret_fast_syscall
C
Catalin Marinas 已提交
701 702 703 704 705 706 707
ENDPROC(el0_svc)

	/*
	 * This is the really slow path.  We're going to be doing context
	 * switches, and waiting for our parent to respond.
	 */
__sys_trace:
708 709 710 711 712 713
	mov	w0, #-1				// set default errno for
	cmp     scno, x0			// user-issued syscall(-1)
	b.ne	1f
	mov	x0, #-ENOSYS
	str	x0, [sp, #S_X0]
1:	mov	x0, sp
714
	bl	syscall_trace_enter
715 716
	cmp	w0, #-1				// skip the syscall?
	b.eq	__sys_trace_return_skipped
C
Catalin Marinas 已提交
717 718 719
	uxtw	scno, w0			// syscall number (possibly new)
	mov	x1, sp				// pointer to regs
	cmp	scno, sc_nr			// check upper syscall limit
720
	b.hs	__ni_sys_trace
C
Catalin Marinas 已提交
721 722 723 724 725
	ldp	x0, x1, [sp]			// restore the syscall args
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
	ldr	x16, [stbl, scno, lsl #3]	// address in the syscall table
726
	blr	x16				// call sys_* routine
C
Catalin Marinas 已提交
727 728

__sys_trace_return:
729 730
	str	x0, [sp, #S_X0]			// save returned x0
__sys_trace_return_skipped:
731 732
	mov	x0, sp
	bl	syscall_trace_exit
C
Catalin Marinas 已提交
733 734
	b	ret_to_user

735 736 737 738 739
__ni_sys_trace:
	mov	x0, sp
	bl	do_ni_syscall
	b	__sys_trace_return

C
Catalin Marinas 已提交
740 741 742 743 744 745 746
/*
 * Special system call wrappers.
 */
ENTRY(sys_rt_sigreturn_wrapper)
	mov	x0, sp
	b	sys_rt_sigreturn
ENDPROC(sys_rt_sigreturn_wrapper)