ipuv3-crtc.c 12.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * i.MX IPUv3 Graphics driver
 *
 * Copyright (C) 2011 Sascha Hauer, Pengutronix
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
15
#include <linux/component.h>
16 17 18 19 20
#include <linux/module.h>
#include <linux/export.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <drm/drmP.h>
21
#include <drm/drm_atomic.h>
22
#include <drm/drm_atomic_helper.h>
23 24
#include <drm/drm_crtc_helper.h>
#include <linux/clk.h>
25
#include <linux/errno.h>
26 27 28
#include <drm/drm_gem_cma_helper.h>
#include <drm/drm_fb_cma_helper.h>

29
#include <video/imx-ipu-v3.h>
30
#include "imx-drm.h"
31
#include "ipuv3-plane.h"
32 33 34 35 36 37 38

#define DRIVER_DESC		"i.MX IPUv3 Graphics"

struct ipu_crtc {
	struct device		*dev;
	struct drm_crtc		base;
	struct imx_drm_crtc	*imx_crtc;
39 40 41 42

	/* plane[0] is the full plane, plane[1] is the partial plane */
	struct ipu_plane	*plane[2];

43 44 45 46 47
	struct ipu_dc		*dc;
	struct ipu_di		*di;
	int			irq;
};

48 49 50 51
static inline struct ipu_crtc *to_ipu_crtc(struct drm_crtc *crtc)
{
	return container_of(crtc, struct ipu_crtc, base);
}
52

53
static void ipu_crtc_enable(struct drm_crtc *crtc)
54
{
55
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
56 57 58
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);

	ipu_dc_enable(ipu);
59 60
	ipu_dc_enable_channel(ipu_crtc->dc);
	ipu_di_enable(ipu_crtc->di);
61 62
}

63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82
static void ipu_crtc_disable_planes(struct ipu_crtc *ipu_crtc,
				    struct drm_crtc_state *old_crtc_state)
{
	bool disable_partial = false;
	bool disable_full = false;
	struct drm_plane *plane;

	drm_atomic_crtc_state_for_each_plane(plane, old_crtc_state) {
		if (plane == &ipu_crtc->plane[0]->base)
			disable_full = true;
		if (&ipu_crtc->plane[1] && plane == &ipu_crtc->plane[1]->base)
			disable_partial = true;
	}

	if (disable_partial)
		ipu_plane_disable(ipu_crtc->plane[1], true);
	if (disable_full)
		ipu_plane_disable(ipu_crtc->plane[0], false);
}

83 84
static void ipu_crtc_atomic_disable(struct drm_crtc *crtc,
				    struct drm_crtc_state *old_crtc_state)
85
{
86
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
87
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);
88 89 90

	ipu_dc_disable_channel(ipu_crtc->dc);
	ipu_di_disable(ipu_crtc->di);
L
Lucas Stach 已提交
91 92 93 94 95
	/*
	 * Planes must be disabled before DC clock is removed, as otherwise the
	 * attached IDMACs will be left in undefined state, possibly hanging
	 * the IPU or even system.
	 */
96
	ipu_crtc_disable_planes(ipu_crtc, old_crtc_state);
97
	ipu_dc_disable(ipu);
98

99 100 101 102 103 104
	spin_lock_irq(&crtc->dev->event_lock);
	if (crtc->state->event) {
		drm_crtc_send_vblank_event(crtc, crtc->state->event);
		crtc->state->event = NULL;
	}
	spin_unlock_irq(&crtc->dev->event_lock);
105

106
	drm_crtc_vblank_off(crtc);
107 108
}

109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151
static void imx_drm_crtc_reset(struct drm_crtc *crtc)
{
	struct imx_crtc_state *state;

	if (crtc->state) {
		if (crtc->state->mode_blob)
			drm_property_unreference_blob(crtc->state->mode_blob);

		state = to_imx_crtc_state(crtc->state);
		memset(state, 0, sizeof(*state));
	} else {
		state = kzalloc(sizeof(*state), GFP_KERNEL);
		if (!state)
			return;
		crtc->state = &state->base;
	}

	state->base.crtc = crtc;
}

static struct drm_crtc_state *imx_drm_crtc_duplicate_state(struct drm_crtc *crtc)
{
	struct imx_crtc_state *state;

	state = kzalloc(sizeof(*state), GFP_KERNEL);
	if (!state)
		return NULL;

	__drm_atomic_helper_crtc_duplicate_state(crtc, &state->base);

	WARN_ON(state->base.crtc != crtc);
	state->base.crtc = crtc;

	return &state->base;
}

static void imx_drm_crtc_destroy_state(struct drm_crtc *crtc,
				       struct drm_crtc_state *state)
{
	__drm_atomic_helper_crtc_destroy_state(state);
	kfree(to_imx_crtc_state(state));
}

152 153 154 155 156 157 158 159 160 161
static int ipu_enable_vblank(struct drm_crtc *crtc)
{
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);

	enable_irq(ipu_crtc->irq);

	return 0;
}

static void ipu_disable_vblank(struct drm_crtc *crtc)
162
{
163 164 165
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);

	disable_irq_nosync(ipu_crtc->irq);
166 167
}

168
static const struct drm_crtc_funcs ipu_crtc_funcs = {
169
	.set_config = drm_atomic_helper_set_config,
170
	.destroy = drm_crtc_cleanup,
171
	.page_flip = drm_atomic_helper_page_flip,
172 173 174
	.reset = imx_drm_crtc_reset,
	.atomic_duplicate_state = imx_drm_crtc_duplicate_state,
	.atomic_destroy_state = imx_drm_crtc_destroy_state,
175 176
	.enable_vblank = ipu_enable_vblank,
	.disable_vblank = ipu_disable_vblank,
177 178 179 180 181 182
};

static irqreturn_t ipu_irq_handler(int irq, void *dev_id)
{
	struct ipu_crtc *ipu_crtc = dev_id;

183
	drm_crtc_handle_vblank(&ipu_crtc->base);
184 185 186 187 188 189 190 191

	return IRQ_HANDLED;
}

static bool ipu_crtc_mode_fixup(struct drm_crtc *crtc,
				  const struct drm_display_mode *mode,
				  struct drm_display_mode *adjusted_mode)
{
192 193 194 195 196 197 198 199 200 201
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
	struct videomode vm;
	int ret;

	drm_display_mode_to_videomode(adjusted_mode, &vm);

	ret = ipu_di_adjust_videomode(ipu_crtc->di, &vm);
	if (ret)
		return false;

202 203 204
	if ((vm.vsync_len == 0) || (vm.hsync_len == 0))
		return false;

205 206
	drm_display_mode_from_videomode(&vm, adjusted_mode);

207 208 209
	return true;
}

210 211 212
static int ipu_crtc_atomic_check(struct drm_crtc *crtc,
				 struct drm_crtc_state *state)
{
213 214 215 216 217
	u32 primary_plane_mask = 1 << drm_plane_index(crtc->primary);

	if (state->active && (primary_plane_mask & state->plane_mask) == 0)
		return -EINVAL;

218 219 220
	return 0;
}

221 222 223
static void ipu_crtc_atomic_begin(struct drm_crtc *crtc,
				  struct drm_crtc_state *old_crtc_state)
{
224 225
	drm_crtc_vblank_on(crtc);

226 227 228 229 230 231 232 233 234
	spin_lock_irq(&crtc->dev->event_lock);
	if (crtc->state->event) {
		WARN_ON(drm_crtc_vblank_get(crtc));
		drm_crtc_arm_vblank_event(crtc, crtc->state->event);
		crtc->state->event = NULL;
	}
	spin_unlock_irq(&crtc->dev->event_lock);
}

235 236 237 238 239 240
static void ipu_crtc_mode_set_nofb(struct drm_crtc *crtc)
{
	struct drm_device *dev = crtc->dev;
	struct drm_encoder *encoder;
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
	struct drm_display_mode *mode = &crtc->state->adjusted_mode;
241
	struct imx_crtc_state *imx_crtc_state = to_imx_crtc_state(crtc->state);
242 243 244 245 246 247 248 249
	struct ipu_di_signal_cfg sig_cfg = {};
	unsigned long encoder_types = 0;

	dev_dbg(ipu_crtc->dev, "%s: mode->hdisplay: %d\n", __func__,
			mode->hdisplay);
	dev_dbg(ipu_crtc->dev, "%s: mode->vdisplay: %d\n", __func__,
			mode->vdisplay);

250
	list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
251
		if (encoder->crtc == crtc)
252
			encoder_types |= BIT(encoder->encoder_type);
253
	}
254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270

	dev_dbg(ipu_crtc->dev, "%s: attached to encoder types 0x%lx\n",
		__func__, encoder_types);

	/*
	 * If we have DAC or LDB, then we need the IPU DI clock to be
	 * the same as the LDB DI clock. For TVDAC, derive the IPU DI
	 * clock from 27 MHz TVE_DI clock, but allow to divide it.
	 */
	if (encoder_types & (BIT(DRM_MODE_ENCODER_DAC) |
			     BIT(DRM_MODE_ENCODER_LVDS)))
		sig_cfg.clkflags = IPU_DI_CLKMODE_SYNC | IPU_DI_CLKMODE_EXT;
	else if (encoder_types & BIT(DRM_MODE_ENCODER_TVDAC))
		sig_cfg.clkflags = IPU_DI_CLKMODE_EXT;
	else
		sig_cfg.clkflags = 0;

271
	sig_cfg.enable_pol = !(imx_crtc_state->bus_flags & DRM_BUS_FLAG_DE_LOW);
272
	/* Default to driving pixel data on negative clock edges */
273
	sig_cfg.clk_pol = !!(imx_crtc_state->bus_flags &
274
			     DRM_BUS_FLAG_PIXDATA_POSEDGE);
275
	sig_cfg.bus_format = imx_crtc_state->bus_format;
276
	sig_cfg.v_to_h_sync = 0;
277 278
	sig_cfg.hsync_pin = imx_crtc_state->di_hsync_pin;
	sig_cfg.vsync_pin = imx_crtc_state->di_vsync_pin;
279 280 281 282 283

	drm_display_mode_to_videomode(mode, &sig_cfg.mode);

	ipu_dc_init_sync(ipu_crtc->dc, ipu_crtc->di,
			 mode->flags & DRM_MODE_FLAG_INTERLACE,
284
			 imx_crtc_state->bus_format, mode->hdisplay);
285
	ipu_di_init_sync_panel(ipu_crtc->di, &sig_cfg);
286 287
}

288
static const struct drm_crtc_helper_funcs ipu_helper_funcs = {
289
	.mode_fixup = ipu_crtc_mode_fixup,
290 291
	.mode_set_nofb = ipu_crtc_mode_set_nofb,
	.atomic_check = ipu_crtc_atomic_check,
292
	.atomic_begin = ipu_crtc_atomic_begin,
293
	.atomic_disable = ipu_crtc_atomic_disable,
294
	.enable = ipu_crtc_enable,
295 296 297 298
};

static void ipu_put_resources(struct ipu_crtc *ipu_crtc)
{
299 300
	if (!IS_ERR_OR_NULL(ipu_crtc->dc))
		ipu_dc_put(ipu_crtc->dc);
301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330
	if (!IS_ERR_OR_NULL(ipu_crtc->di))
		ipu_di_put(ipu_crtc->di);
}

static int ipu_get_resources(struct ipu_crtc *ipu_crtc,
		struct ipu_client_platformdata *pdata)
{
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);
	int ret;

	ipu_crtc->dc = ipu_dc_get(ipu, pdata->dc);
	if (IS_ERR(ipu_crtc->dc)) {
		ret = PTR_ERR(ipu_crtc->dc);
		goto err_out;
	}

	ipu_crtc->di = ipu_di_get(ipu, pdata->di);
	if (IS_ERR(ipu_crtc->di)) {
		ret = PTR_ERR(ipu_crtc->di);
		goto err_out;
	}

	return 0;
err_out:
	ipu_put_resources(ipu_crtc);

	return ret;
}

static int ipu_crtc_init(struct ipu_crtc *ipu_crtc,
331
	struct ipu_client_platformdata *pdata, struct drm_device *drm)
332
{
333
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);
334
	struct drm_crtc *crtc = &ipu_crtc->base;
335
	int dp = -EINVAL;
336 337 338 339 340 341 342 343 344
	int ret;

	ret = ipu_get_resources(ipu_crtc, pdata);
	if (ret) {
		dev_err(ipu_crtc->dev, "getting resources failed with %d.\n",
				ret);
		return ret;
	}

345 346 347 348
	if (pdata->dp >= 0)
		dp = IPU_DP_FLOW_SYNC_BG;
	ipu_crtc->plane[0] = ipu_plane_init(drm, ipu, pdata->dma[0], dp, 0,
					    DRM_PLANE_TYPE_PRIMARY);
349 350 351 352
	if (IS_ERR(ipu_crtc->plane[0])) {
		ret = PTR_ERR(ipu_crtc->plane[0]);
		goto err_put_resources;
	}
353

354 355 356 357
	crtc->port = pdata->of_node;
	drm_crtc_helper_add(crtc, &ipu_helper_funcs);
	drm_crtc_init_with_planes(drm, crtc, &ipu_crtc->plane[0]->base, NULL,
				  &ipu_crtc_funcs, NULL);
358

359 360 361 362
	ret = ipu_plane_get_resources(ipu_crtc->plane[0]);
	if (ret) {
		dev_err(ipu_crtc->dev, "getting plane 0 resources failed with %d.\n",
			ret);
363
		goto err_put_resources;
364 365 366 367
	}

	/* If this crtc is using the DP, add an overlay plane */
	if (pdata->dp >= 0 && pdata->dma[1] > 0) {
368 369 370 371
		ipu_crtc->plane[1] = ipu_plane_init(drm, ipu, pdata->dma[1],
						IPU_DP_FLOW_SYNC_FG,
						drm_crtc_mask(&ipu_crtc->base),
						DRM_PLANE_TYPE_OVERLAY);
372
		if (IS_ERR(ipu_crtc->plane[1])) {
373
			ipu_crtc->plane[1] = NULL;
374 375 376 377 378 379 380 381
		} else {
			ret = ipu_plane_get_resources(ipu_crtc->plane[1]);
			if (ret) {
				dev_err(ipu_crtc->dev, "getting plane 1 "
					"resources failed with %d.\n", ret);
				goto err_put_plane0_res;
			}
		}
382 383 384
	}

	ipu_crtc->irq = ipu_plane_irq(ipu_crtc->plane[0]);
385 386 387 388
	ret = devm_request_irq(ipu_crtc->dev, ipu_crtc->irq, ipu_irq_handler, 0,
			"imx_drm", ipu_crtc);
	if (ret < 0) {
		dev_err(ipu_crtc->dev, "irq request failed with %d.\n", ret);
389
		goto err_put_plane1_res;
390
	}
391 392
	/* Only enable IRQ when we actually need it to trigger work. */
	disable_irq(ipu_crtc->irq);
393

394 395
	return 0;

396 397 398 399
err_put_plane1_res:
	if (ipu_crtc->plane[1])
		ipu_plane_put_resources(ipu_crtc->plane[1]);
err_put_plane0_res:
400
	ipu_plane_put_resources(ipu_crtc->plane[0]);
401 402 403 404 405 406
err_put_resources:
	ipu_put_resources(ipu_crtc);

	return ret;
}

407
static int ipu_drm_bind(struct device *dev, struct device *master, void *data)
408
{
409
	struct ipu_client_platformdata *pdata = dev->platform_data;
410
	struct drm_device *drm = data;
411 412 413
	struct ipu_crtc *ipu_crtc;
	int ret;

414
	ipu_crtc = devm_kzalloc(dev, sizeof(*ipu_crtc), GFP_KERNEL);
415 416 417
	if (!ipu_crtc)
		return -ENOMEM;

418
	ipu_crtc->dev = dev;
419

420
	ret = ipu_crtc_init(ipu_crtc, pdata, drm);
421 422
	if (ret)
		return ret;
423

424
	dev_set_drvdata(dev, ipu_crtc);
425 426 427 428

	return 0;
}

429 430
static void ipu_drm_unbind(struct device *dev, struct device *master,
	void *data)
431
{
432
	struct ipu_crtc *ipu_crtc = dev_get_drvdata(dev);
433 434

	ipu_put_resources(ipu_crtc);
435 436 437
	if (ipu_crtc->plane[1])
		ipu_plane_put_resources(ipu_crtc->plane[1]);
	ipu_plane_put_resources(ipu_crtc->plane[0]);
438 439 440 441 442 443
}

static const struct component_ops ipu_crtc_ops = {
	.bind = ipu_drm_bind,
	.unbind = ipu_drm_unbind,
};
444

445 446
static int ipu_drm_probe(struct platform_device *pdev)
{
447
	struct device *dev = &pdev->dev;
448 449
	int ret;

450
	if (!dev->platform_data)
451 452
		return -EINVAL;

453
	ret = dma_set_coherent_mask(dev, DMA_BIT_MASK(32));
454 455 456
	if (ret)
		return ret;

457
	return component_add(dev, &ipu_crtc_ops);
458 459 460 461 462
}

static int ipu_drm_remove(struct platform_device *pdev)
{
	component_del(&pdev->dev, &ipu_crtc_ops);
463 464 465 466 467 468 469 470
	return 0;
}

static struct platform_driver ipu_drm_driver = {
	.driver = {
		.name = "imx-ipuv3-crtc",
	},
	.probe = ipu_drm_probe,
471
	.remove = ipu_drm_remove,
472 473 474 475 476 477
};
module_platform_driver(ipu_drm_driver);

MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de>");
MODULE_DESCRIPTION(DRIVER_DESC);
MODULE_LICENSE("GPL");
478
MODULE_ALIAS("platform:imx-ipuv3-crtc");