ipuv3-crtc.c 10.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * i.MX IPUv3 Graphics driver
 *
 * Copyright (C) 2011 Sascha Hauer, Pengutronix
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
15
#include <linux/component.h>
16 17 18 19 20
#include <linux/module.h>
#include <linux/export.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <drm/drmP.h>
21
#include <drm/drm_atomic.h>
22
#include <drm/drm_atomic_helper.h>
23 24 25
#include <drm/drm_crtc_helper.h>
#include <linux/fb.h>
#include <linux/clk.h>
26
#include <linux/errno.h>
27 28 29
#include <drm/drm_gem_cma_helper.h>
#include <drm/drm_fb_cma_helper.h>

30
#include <video/imx-ipu-v3.h>
31
#include "imx-drm.h"
32
#include "ipuv3-plane.h"
33 34 35 36 37 38 39

#define DRIVER_DESC		"i.MX IPUv3 Graphics"

struct ipu_crtc {
	struct device		*dev;
	struct drm_crtc		base;
	struct imx_drm_crtc	*imx_crtc;
40 41 42 43

	/* plane[0] is the full plane, plane[1] is the partial plane */
	struct ipu_plane	*plane[2];

44 45 46 47 48 49 50
	struct ipu_dc		*dc;
	struct ipu_di		*di;
	int			irq;
};

#define to_ipu_crtc(x) container_of(x, struct ipu_crtc, base)

51
static void ipu_crtc_enable(struct drm_crtc *crtc)
52
{
53
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
54 55 56
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);

	ipu_dc_enable(ipu);
57 58
	ipu_dc_enable_channel(ipu_crtc->dc);
	ipu_di_enable(ipu_crtc->di);
59 60
}

61
static void ipu_crtc_disable(struct drm_crtc *crtc)
62
{
63
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
64
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);
65 66 67

	ipu_dc_disable_channel(ipu_crtc->dc);
	ipu_di_disable(ipu_crtc->di);
68
	ipu_dc_disable(ipu);
69

70 71 72 73 74 75
	spin_lock_irq(&crtc->dev->event_lock);
	if (crtc->state->event) {
		drm_crtc_send_vblank_event(crtc, crtc->state->event);
		crtc->state->event = NULL;
	}
	spin_unlock_irq(&crtc->dev->event_lock);
76 77 78
}

static const struct drm_crtc_funcs ipu_crtc_funcs = {
79
	.set_config = drm_atomic_helper_set_config,
80
	.destroy = drm_crtc_cleanup,
81
	.page_flip = drm_atomic_helper_page_flip,
82 83 84
	.reset = drm_atomic_helper_crtc_reset,
	.atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
	.atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
};

static irqreturn_t ipu_irq_handler(int irq, void *dev_id)
{
	struct ipu_crtc *ipu_crtc = dev_id;

	imx_drm_handle_vblank(ipu_crtc->imx_crtc);

	return IRQ_HANDLED;
}

static bool ipu_crtc_mode_fixup(struct drm_crtc *crtc,
				  const struct drm_display_mode *mode,
				  struct drm_display_mode *adjusted_mode)
{
100 101 102 103 104 105 106 107 108 109
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
	struct videomode vm;
	int ret;

	drm_display_mode_to_videomode(adjusted_mode, &vm);

	ret = ipu_di_adjust_videomode(ipu_crtc->di, &vm);
	if (ret)
		return false;

110 111 112
	if ((vm.vsync_len == 0) || (vm.hsync_len == 0))
		return false;

113 114
	drm_display_mode_from_videomode(&vm, adjusted_mode);

115 116 117
	return true;
}

118 119 120
static int ipu_crtc_atomic_check(struct drm_crtc *crtc,
				 struct drm_crtc_state *state)
{
121 122 123 124 125
	u32 primary_plane_mask = 1 << drm_plane_index(crtc->primary);

	if (state->active && (primary_plane_mask & state->plane_mask) == 0)
		return -EINVAL;

126 127 128
	return 0;
}

129 130 131 132 133 134 135 136 137 138 139 140
static void ipu_crtc_atomic_begin(struct drm_crtc *crtc,
				  struct drm_crtc_state *old_crtc_state)
{
	spin_lock_irq(&crtc->dev->event_lock);
	if (crtc->state->event) {
		WARN_ON(drm_crtc_vblank_get(crtc));
		drm_crtc_arm_vblank_event(crtc, crtc->state->event);
		crtc->state->event = NULL;
	}
	spin_unlock_irq(&crtc->dev->event_lock);
}

141 142 143 144
static void ipu_crtc_mode_set_nofb(struct drm_crtc *crtc)
{
	struct drm_device *dev = crtc->dev;
	struct drm_encoder *encoder;
145
	struct imx_drm_encoder *imx_encoder = NULL;
146 147 148 149 150 151 152 153 154 155
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);
	struct drm_display_mode *mode = &crtc->state->adjusted_mode;
	struct ipu_di_signal_cfg sig_cfg = {};
	unsigned long encoder_types = 0;

	dev_dbg(ipu_crtc->dev, "%s: mode->hdisplay: %d\n", __func__,
			mode->hdisplay);
	dev_dbg(ipu_crtc->dev, "%s: mode->vdisplay: %d\n", __func__,
			mode->vdisplay);

156 157
	list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
		if (encoder->crtc == crtc) {
158
			encoder_types |= BIT(encoder->encoder_type);
159 160 161
			imx_encoder = enc_to_imx_enc(encoder);
		}
	}
162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178

	dev_dbg(ipu_crtc->dev, "%s: attached to encoder types 0x%lx\n",
		__func__, encoder_types);

	/*
	 * If we have DAC or LDB, then we need the IPU DI clock to be
	 * the same as the LDB DI clock. For TVDAC, derive the IPU DI
	 * clock from 27 MHz TVE_DI clock, but allow to divide it.
	 */
	if (encoder_types & (BIT(DRM_MODE_ENCODER_DAC) |
			     BIT(DRM_MODE_ENCODER_LVDS)))
		sig_cfg.clkflags = IPU_DI_CLKMODE_SYNC | IPU_DI_CLKMODE_EXT;
	else if (encoder_types & BIT(DRM_MODE_ENCODER_TVDAC))
		sig_cfg.clkflags = IPU_DI_CLKMODE_EXT;
	else
		sig_cfg.clkflags = 0;

179
	sig_cfg.enable_pol = !(imx_encoder->bus_flags & DRM_BUS_FLAG_DE_LOW);
180
	/* Default to driving pixel data on negative clock edges */
181
	sig_cfg.clk_pol = !!(imx_encoder->bus_flags &
182
			     DRM_BUS_FLAG_PIXDATA_POSEDGE);
183
	sig_cfg.bus_format = imx_encoder->bus_format;
184
	sig_cfg.v_to_h_sync = 0;
185 186
	sig_cfg.hsync_pin = imx_encoder->di_hsync_pin;
	sig_cfg.vsync_pin = imx_encoder->di_vsync_pin;
187 188 189 190 191

	drm_display_mode_to_videomode(mode, &sig_cfg.mode);

	ipu_dc_init_sync(ipu_crtc->dc, ipu_crtc->di,
			 mode->flags & DRM_MODE_FLAG_INTERLACE,
192
			 imx_encoder->bus_format, mode->hdisplay);
193
	ipu_di_init_sync_panel(ipu_crtc->di, &sig_cfg);
194 195
}

196
static const struct drm_crtc_helper_funcs ipu_helper_funcs = {
197
	.mode_fixup = ipu_crtc_mode_fixup,
198 199
	.mode_set_nofb = ipu_crtc_mode_set_nofb,
	.atomic_check = ipu_crtc_atomic_check,
200
	.atomic_begin = ipu_crtc_atomic_begin,
201 202
	.disable = ipu_crtc_disable,
	.enable = ipu_crtc_enable,
203 204 205 206
};

static int ipu_enable_vblank(struct drm_crtc *crtc)
{
207 208 209 210
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);

	enable_irq(ipu_crtc->irq);

211 212 213 214 215
	return 0;
}

static void ipu_disable_vblank(struct drm_crtc *crtc)
{
216 217 218
	struct ipu_crtc *ipu_crtc = to_ipu_crtc(crtc);

	disable_irq_nosync(ipu_crtc->irq);
219 220 221 222 223 224 225 226 227 228 229
}

static const struct imx_drm_crtc_helper_funcs ipu_crtc_helper_funcs = {
	.enable_vblank = ipu_enable_vblank,
	.disable_vblank = ipu_disable_vblank,
	.crtc_funcs = &ipu_crtc_funcs,
	.crtc_helper_funcs = &ipu_helper_funcs,
};

static void ipu_put_resources(struct ipu_crtc *ipu_crtc)
{
230 231
	if (!IS_ERR_OR_NULL(ipu_crtc->dc))
		ipu_dc_put(ipu_crtc->dc);
232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261
	if (!IS_ERR_OR_NULL(ipu_crtc->di))
		ipu_di_put(ipu_crtc->di);
}

static int ipu_get_resources(struct ipu_crtc *ipu_crtc,
		struct ipu_client_platformdata *pdata)
{
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);
	int ret;

	ipu_crtc->dc = ipu_dc_get(ipu, pdata->dc);
	if (IS_ERR(ipu_crtc->dc)) {
		ret = PTR_ERR(ipu_crtc->dc);
		goto err_out;
	}

	ipu_crtc->di = ipu_di_get(ipu, pdata->di);
	if (IS_ERR(ipu_crtc->di)) {
		ret = PTR_ERR(ipu_crtc->di);
		goto err_out;
	}

	return 0;
err_out:
	ipu_put_resources(ipu_crtc);

	return ret;
}

static int ipu_crtc_init(struct ipu_crtc *ipu_crtc,
262
	struct ipu_client_platformdata *pdata, struct drm_device *drm)
263
{
264
	struct ipu_soc *ipu = dev_get_drvdata(ipu_crtc->dev->parent);
265
	int dp = -EINVAL;
266 267 268 269 270 271 272 273 274
	int ret;

	ret = ipu_get_resources(ipu_crtc, pdata);
	if (ret) {
		dev_err(ipu_crtc->dev, "getting resources failed with %d.\n",
				ret);
		return ret;
	}

275 276 277 278
	if (pdata->dp >= 0)
		dp = IPU_DP_FLOW_SYNC_BG;
	ipu_crtc->plane[0] = ipu_plane_init(drm, ipu, pdata->dma[0], dp, 0,
					    DRM_PLANE_TYPE_PRIMARY);
279 280 281 282
	if (IS_ERR(ipu_crtc->plane[0])) {
		ret = PTR_ERR(ipu_crtc->plane[0]);
		goto err_put_resources;
	}
283

284
	ret = imx_drm_add_crtc(drm, &ipu_crtc->base, &ipu_crtc->imx_crtc,
285
			&ipu_crtc->plane[0]->base, &ipu_crtc_helper_funcs,
286
			pdata->of_node);
287 288 289 290 291
	if (ret) {
		dev_err(ipu_crtc->dev, "adding crtc failed with %d.\n", ret);
		goto err_put_resources;
	}

292 293 294 295 296 297 298 299 300
	ret = ipu_plane_get_resources(ipu_crtc->plane[0]);
	if (ret) {
		dev_err(ipu_crtc->dev, "getting plane 0 resources failed with %d.\n",
			ret);
		goto err_remove_crtc;
	}

	/* If this crtc is using the DP, add an overlay plane */
	if (pdata->dp >= 0 && pdata->dma[1] > 0) {
301 302 303 304
		ipu_crtc->plane[1] = ipu_plane_init(drm, ipu, pdata->dma[1],
						IPU_DP_FLOW_SYNC_FG,
						drm_crtc_mask(&ipu_crtc->base),
						DRM_PLANE_TYPE_OVERLAY);
305
		if (IS_ERR(ipu_crtc->plane[1])) {
306
			ipu_crtc->plane[1] = NULL;
307 308 309 310 311 312 313 314
		} else {
			ret = ipu_plane_get_resources(ipu_crtc->plane[1]);
			if (ret) {
				dev_err(ipu_crtc->dev, "getting plane 1 "
					"resources failed with %d.\n", ret);
				goto err_put_plane0_res;
			}
		}
315 316 317
	}

	ipu_crtc->irq = ipu_plane_irq(ipu_crtc->plane[0]);
318 319 320 321
	ret = devm_request_irq(ipu_crtc->dev, ipu_crtc->irq, ipu_irq_handler, 0,
			"imx_drm", ipu_crtc);
	if (ret < 0) {
		dev_err(ipu_crtc->dev, "irq request failed with %d.\n", ret);
322
		goto err_put_plane1_res;
323
	}
324 325
	/* Only enable IRQ when we actually need it to trigger work. */
	disable_irq(ipu_crtc->irq);
326

327 328
	return 0;

329 330 331 332
err_put_plane1_res:
	if (ipu_crtc->plane[1])
		ipu_plane_put_resources(ipu_crtc->plane[1]);
err_put_plane0_res:
333 334 335
	ipu_plane_put_resources(ipu_crtc->plane[0]);
err_remove_crtc:
	imx_drm_remove_crtc(ipu_crtc->imx_crtc);
336 337 338 339 340 341
err_put_resources:
	ipu_put_resources(ipu_crtc);

	return ret;
}

342
static int ipu_drm_bind(struct device *dev, struct device *master, void *data)
343
{
344
	struct ipu_client_platformdata *pdata = dev->platform_data;
345
	struct drm_device *drm = data;
346 347 348
	struct ipu_crtc *ipu_crtc;
	int ret;

349
	ipu_crtc = devm_kzalloc(dev, sizeof(*ipu_crtc), GFP_KERNEL);
350 351 352
	if (!ipu_crtc)
		return -ENOMEM;

353
	ipu_crtc->dev = dev;
354

355
	ret = ipu_crtc_init(ipu_crtc, pdata, drm);
356 357
	if (ret)
		return ret;
358

359
	dev_set_drvdata(dev, ipu_crtc);
360 361 362 363

	return 0;
}

364 365
static void ipu_drm_unbind(struct device *dev, struct device *master,
	void *data)
366
{
367
	struct ipu_crtc *ipu_crtc = dev_get_drvdata(dev);
368 369 370 371

	imx_drm_remove_crtc(ipu_crtc->imx_crtc);

	ipu_put_resources(ipu_crtc);
372 373 374
	if (ipu_crtc->plane[1])
		ipu_plane_put_resources(ipu_crtc->plane[1]);
	ipu_plane_put_resources(ipu_crtc->plane[0]);
375 376 377 378 379 380
}

static const struct component_ops ipu_crtc_ops = {
	.bind = ipu_drm_bind,
	.unbind = ipu_drm_unbind,
};
381

382 383
static int ipu_drm_probe(struct platform_device *pdev)
{
384
	struct device *dev = &pdev->dev;
385 386
	int ret;

387
	if (!dev->platform_data)
388 389
		return -EINVAL;

390
	ret = dma_set_coherent_mask(dev, DMA_BIT_MASK(32));
391 392 393
	if (ret)
		return ret;

394
	return component_add(dev, &ipu_crtc_ops);
395 396 397 398 399
}

static int ipu_drm_remove(struct platform_device *pdev)
{
	component_del(&pdev->dev, &ipu_crtc_ops);
400 401 402 403 404 405 406 407
	return 0;
}

static struct platform_driver ipu_drm_driver = {
	.driver = {
		.name = "imx-ipuv3-crtc",
	},
	.probe = ipu_drm_probe,
408
	.remove = ipu_drm_remove,
409 410 411 412 413 414
};
module_platform_driver(ipu_drm_driver);

MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de>");
MODULE_DESCRIPTION(DRIVER_DESC);
MODULE_LICENSE("GPL");
415
MODULE_ALIAS("platform:imx-ipuv3-crtc");