conv_add_relu_kernel.cpp 2.7 KB
Newer Older
Z
zhangyang 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/* Copyright (c) 2018 PaddlePaddle Authors. All Rights Reserved.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License. */

#ifdef FUSION_CONVADDRELU_OP

#include "operators/kernel/conv_add_relu_kernel.h"
H
hanbuhe 已提交
18
#include "fpga/quantization.h"
Z
zhangyang 已提交
19 20 21 22 23

namespace paddle_mobile {
namespace operators {

template <>
N
nhzlx 已提交
24
bool ConvAddReluKernel<FPGA, float>::Init(FusionConvAddReluParam<FPGA> *param) {
Z
zhangyang 已提交
25 26
  bool relu_enabled = true;
  const Tensor *input = param->Input();
Z
zhangyang 已提交
27
  auto input_ptr = input->data<half>();
Z
zhangyang 已提交
28 29
  const Tensor *bias = param->Bias();
  auto bias_ptr = bias->data<float>();
Z
zhangyang 已提交
30
  Tensor *filter = param->Filter();
Z
zhangyang 已提交
31
  Tensor *out = param->Output();
Z
zhangyang 已提交
32
  auto out_ptr = out->mutable_data<half>();
Z
zhangyang 已提交
33

Z
zhangyang 已提交
34 35 36
  PADDLE_MOBILE_ENFORCE(out->dims()[1] == bias->dims()[0],
                        "Output channel should be equal to bias number");
  int channel = out->dims()[1];
Z
zhangyang 已提交
37
  float *bs_ptr = (float *)fpga::fpga_malloc(2 * channel * sizeof(float));
Z
zhangyang 已提交
38 39 40
  for (int i = 0; i < channel; i++) {
    bs_ptr[i * 2] = 1;
    bs_ptr[i * 2 + 1] = bias_ptr[i];
Z
zhangyang 已提交
41 42
  }

H
hanbuhe 已提交
43
  fpga::quantize_filter(filter);
Z
zhangyang 已提交
44
  auto filter_ptr = filter->data<int8_t>();
Z
zhangyang 已提交
45

Z
zhangyang 已提交
46 47
  fpga::ConvArgs convArgs;
  convArgs.relu_enabled = relu_enabled;
Z
zhangyang 已提交
48
  convArgs.filter_address = (void *)filter_ptr;
Z
zhangyang 已提交
49 50
  convArgs.filter_num = filter->dims()[0];
  convArgs.group_num = param->Groups();
Z
zhangyang 已提交
51
  convArgs.sb_address = (void *)bs_ptr;
Z
zhangyang 已提交
52 53 54 55
  convArgs.kernel.stride_h = param->Strides()[0];
  convArgs.kernel.stride_w = param->Strides()[1];
  convArgs.kernel.height = filter->dims()[2];
  convArgs.kernel.width = filter->dims()[3];
Z
zhangyang 已提交
56
  convArgs.image.address = (void *)input_ptr;
Z
zhangyang 已提交
57 58 59 60 61 62 63
  convArgs.image.channels = input->dims()[1];
  convArgs.image.height = input->dims()[2];
  convArgs.image.width = input->dims()[3];

  convArgs.image.pad_height = param->Paddings()[0];
  convArgs.image.pad_width = param->Paddings()[1];
  convArgs.image.scale_address = input->fpga_args().scale_pointer();
Z
zhangyang 已提交
64
  convArgs.output.address = (void *)out_ptr;
Z
zhangyang 已提交
65 66 67 68 69 70
  convArgs.output.scale_address = out->fpga_args().scale_pointer();
  param->SetFpgaArgs(convArgs);
  return true;
}

template <>
Z
zhangyang 已提交
71
void ConvAddReluKernel<FPGA, float>::Compute(
N
nhzlx 已提交
72
    const FusionConvAddReluParam<FPGA> &param) const {
Z
zhangyang 已提交
73 74 75 76 77 78 79 80
  fpga::ComputeFpgaConv(param.FpgaArgs());
}
template class ConvAddReluKernel<FPGA, float>;

}  // namespace operators
}  // namespace paddle_mobile

#endif