- 04 11月, 2006 2 次提交
-
-
由 Nick Spence 提交于
This patch addresses a problem when CONFIG_MTD_NAND_VERIFY_WRITE is defined and the write crosses a block boundary. The pointer to the verification buffer (bufstart) is not being updated to reflect the starting of the new block so the verification of the second block fails. CHANGELOG: * Fix NAND FLASH page verification across block boundaries
-
由 Nick Spence 提交于
Added a phy initialization to adjust the RGMII RX and TX timing Always set the R100 bit in 100 BaseT mode regardless of the TSEC mode Signed-off-by: NNick Spence <nick.spence@freescale.com>
-
- 03 11月, 2006 1 次提交
-
-
由 Wolfgang Denk 提交于
-
- 02 11月, 2006 1 次提交
-
-
由 Wolfgang Denk 提交于
-
- 01 11月, 2006 4 次提交
-
-
由 Bartlomiej Sieka 提交于
- add watchdog support - enable GPIO_WKUP_7 pin for input - code cleanup
-
由 Bartlomiej Sieka 提交于
* remove warnings when compiling ethaddr.c * adjust linker script (fixes a crash resulting from incorrect definition of __u_boot_cmd_start) - Some MarelV38B code cleanup.
-
由 Bartlomiej Sieka 提交于
MPC5XXX_WU_GPIO_DATA macro to MPC5XXX_WU_GPIO_DATA_O (per MPC5200 User's Manual). Replace the uses of MPC5XXX_WU_GPIO_DATA with MPC5XXX_WU_GPIO_DATA_O for affected boards. - Add defintions for some MPC5XXX GPIO pins.
-
由 Bartlomiej Sieka 提交于
-
- 29 10月, 2006 2 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
-
- 28 10月, 2006 8 次提交
-
-
由 Stefan Roese 提交于
Signed-off-by: NLadislav Michl <ladis@linux-mips.org> Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
Use MACH_TYPE_NETSTAR and MACH_TYPE_VOICEBLUE defines instead of numbers in code. Signed-off-by: NLadislav Michl <ladis@linux-mips.org> Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
chpart, nboot and NAND subsystem related commands now accept also partition name to specify offset. Signed-off-by: NLadislav Michl <ladis@linux-mips.org> Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
Make sure the string passed as variable name does not contain a '=' character. This not only prevents the common error or typing "setenv foo=bar" instead of "setenv foo bar", but (more importantly) also closes a backdoor which allowed to delete write-protected environment variables, for example by using "setenv ethaddr=".
-
由 Wolfgang Denk 提交于
-
- 27 10月, 2006 5 次提交
-
-
由 Haavard Skinnemoen 提交于
When passing the -g option to gcc, gcc automatically selects a suitable --g<format> option to pass on to the assembler. Thus, there's no point in forcing a specific debug option on the assembler using the -Wa mechanism. Signed-off-by: NHaavard Skinnemoen <hskinnemoen@atmel.com>
-
由 Jon Loeliger 提交于
Signed-off-by: NJon Loeliger <jdl@freescale.com>
-
由 Wolfgang Denk 提交于
-
由 Ben Warren 提交于
to a TSEC (e.g. a switch is connected via RMII) or if the PHY is defective/incorrectly configured. Signed-off-by: NBen Warren <bwarren@qstreams.com>
-
由 Ben Warren 提交于
to a TSEC (e.g. a switch is connected via RMII) or if the PHY is defective/incorrectly configured. Signed-off-by: NBen Warren <bwarren@qstreams.com>
-
- 26 10月, 2006 3 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Haavard Skinnemoen 提交于
Add atstk1002_config target to Makefile and move the AVR32 section down below Blackfin so that it doesn't end up in the middle of MIPS. Drop the autogenerated linker script thing for now. Will have to revisit how to handle chips with different flash and RAM layout later. Signed-off-by: NHaavard Skinnemoen <hskinnemoen@atmel.com>
-
- 25 10月, 2006 4 次提交
-
-
由 Kumar Gala 提交于
If a Multi-Image file contains a third image we try to use it as a device tree. The device tree image is assumed to be uncompressed in the image file. We automatically allocate space for the device tree in memory and provide an 8k pad to allow more than a reasonable amount of growth. Additionally, a device tree that was contained in flash will now automatically get copied to system memory as part of boot. Previously an error was reported if one tried to boot a device tree that was in flash. Signed-off-by: NKumar Gala <galak@kernel.crashing.org>
-
由 Wolfgang Denk 提交于
Merge with /home/sr/git/u-boot/4xx-idcr
-
由 Wolfgang Denk 提交于
(use "make CHANGELOG" to update it from time to time)
-
由 Stefan Roese 提交于
Patch by Stefan Roese, 24 Oct 2006
-
- 24 10月, 2006 10 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
(Conflicts between Jon Loeliger's and Matthew McClintock's tree were resolved by in favour of Jon's version.)
-
由 Wolfgang Denk 提交于
-
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
Patch by Haavard Skinnemoen, 12 Sep 2006
-
由 Wolfgang Denk 提交于
Patch by Haavard Skinnemoen, 06 Sep 2006 This patch adds support for the ATSTK1000 with the ATSTK1002 CPU daughterboard. ATSTK1000 is a full-featured development board for AT32AP CPUs. It has two ethernet ports, a high quality QVGA LCD panel, a loudspeaker, and connectors for USART, PS/2, VGA, USB, MMC/SD cards and CompactFlash cards. For more information, please see this page: http://www.atmel.com/dyn/products/tools.asp?family_id=682 The ATSTK1002 is a daughterboard for the ATSTK1000 supporting the AT32AP7000 chip. Signed-off-by: NHaavard Skinnemoen <hskinnemoen@atmel.com>
-
由 Wolfgang Denk 提交于
Patch by Haavard Skinnemoen, 06 Sep 2006 This is a first attempt at creating a common serial driver for Atmel chips. For now, it supports the AT32AP7000 AVR32 chip, but it should be possible to support AT91RM9200 and other ARM-based chips with some minor modifications. There's nothing fundamentally AVR32-specific in this driver, but it does use some features which are currently only defined for the AT32AP CPU port: * pm_get_clock_freq: Obtain the clock frequency of a given domain * gd->console_uart: A "struct device" containing information about register mappings, gpio resources and clocks associated with the UART device. For more information about these features, please see the "AT32AP CPU" patch.
-
由 Wolfgang Denk 提交于
Patch by Haavard Skinnemoen, 06 Sep 2006 This patch adds support for the AT32AP CPU family and the AT32AP7000 chip, which is the first chip implementing the AVR32 architecture. The AT32AP CPU core is a high-performance implementation featuring a 7-stage pipeline, separate instruction- and data caches, and a MMU. For more information, please see the "AVR32 AP Technical Reference": http://www.atmel.com/dyn/resources/prod_documents/doc32001.pdf In addition to this, the AT32AP7000 chip comes with a large set of integrated peripherals, many of which are shared with the AT91 series of ARM-based microcontrollers from Atmel. Full data sheet is available here: http://www.atmel.com/dyn/resources/prod_documents/doc32003.pdfSigned-off-by: NHaavard Skinnemoen <hskinnemoen@atmel.com>
-