1. 26 2月, 2016 1 次提交
    • K
      dts: sun8i-h3: Add APB0 related clocks and resets · 09787294
      Krzysztof Adamski 提交于
      APB0 is bearly mentioned in H3 User Manual and it is only setup in the
      Allwinners kernel dump for CIR. I have verified experimentally that the
      gate for R_PIO exists and works, though. There are probably other gates
      there but I don't know their order right now and I don't have access to
      their peripherals on my board to test them.
      
      After some experiments and reviewing how this is organized on other
      sunxi SoCs, I couldn't actually find any way to disable clocks for R_PIO
      and they are working properly without doing anything so I assume they
      are connected straight to the 24Mhz oscillator for now.
      Signed-off-by: NKrzysztof Adamski <k@japko.eu>
      Signed-off-by: NMaxime Ripard <maxime.ripard@free-electrons.com>
      09787294
  2. 09 2月, 2016 1 次提交
  3. 08 12月, 2015 1 次提交
  4. 20 11月, 2015 1 次提交
  5. 18 10月, 2015 1 次提交
  6. 16 10月, 2015 1 次提交
  7. 07 10月, 2015 1 次提交
  8. 27 9月, 2015 3 次提交
  9. 12 8月, 2015 1 次提交
  10. 28 7月, 2015 1 次提交
  11. 06 7月, 2015 1 次提交
  12. 03 6月, 2015 1 次提交
  13. 02 6月, 2015 2 次提交
  14. 10 5月, 2015 2 次提交
  15. 27 4月, 2015 3 次提交
  16. 26 1月, 2015 1 次提交
  17. 21 1月, 2015 5 次提交
  18. 14 1月, 2015 1 次提交
  19. 22 12月, 2014 2 次提交
  20. 25 11月, 2014 1 次提交
  21. 24 11月, 2014 1 次提交
  22. 23 11月, 2014 1 次提交
  23. 11 11月, 2014 1 次提交
  24. 28 10月, 2014 1 次提交
  25. 20 9月, 2014 1 次提交
  26. 07 9月, 2014 1 次提交
  27. 19 8月, 2014 1 次提交
  28. 17 8月, 2014 2 次提交