cpufreq-dt.c 12.2 KB
Newer Older
1 2 3
/*
 * Copyright (C) 2012 Freescale Semiconductor, Inc.
 *
4 5 6
 * Copyright (C) 2014 Linaro.
 * Viresh Kumar <viresh.kumar@linaro.org>
 *
7
 * The OPP code in function set_target() is reused from
8 9 10 11 12 13 14 15 16 17
 * drivers/cpufreq/omap-cpufreq.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#define pr_fmt(fmt)	KBUILD_MODNAME ": " fmt

#include <linux/clk.h>
18
#include <linux/cpu.h>
19
#include <linux/cpu_cooling.h>
20
#include <linux/cpufreq.h>
21
#include <linux/cpufreq-dt.h>
22
#include <linux/cpumask.h>
23 24 25
#include <linux/err.h>
#include <linux/module.h>
#include <linux/of.h>
26
#include <linux/pm_opp.h>
27
#include <linux/platform_device.h>
28 29
#include <linux/regulator/consumer.h>
#include <linux/slab.h>
30
#include <linux/thermal.h>
31

32 33 34 35 36 37
struct private_data {
	struct device *cpu_dev;
	struct regulator *cpu_reg;
	struct thermal_cooling_device *cdev;
	unsigned int voltage_tolerance; /* in percentage */
};
38

39 40 41 42 43 44
static struct freq_attr *cpufreq_dt_attr[] = {
	&cpufreq_freq_attr_scaling_available_freqs,
	NULL,   /* Extra space for boost-attr if required */
	NULL,
};

45
static int set_target(struct cpufreq_policy *policy, unsigned int index)
46
{
47
	struct dev_pm_opp *opp;
48 49 50 51 52
	struct cpufreq_frequency_table *freq_table = policy->freq_table;
	struct clk *cpu_clk = policy->clk;
	struct private_data *priv = policy->driver_data;
	struct device *cpu_dev = priv->cpu_dev;
	struct regulator *cpu_reg = priv->cpu_reg;
53 54
	unsigned long volt = 0, tol = 0;
	int volt_old = 0;
55
	unsigned int old_freq, new_freq;
56
	long freq_Hz, freq_exact;
57 58 59
	int ret;

	freq_Hz = clk_round_rate(cpu_clk, freq_table[index].frequency * 1000);
60
	if (freq_Hz <= 0)
61 62
		freq_Hz = freq_table[index].frequency * 1000;

63 64 65
	freq_exact = freq_Hz;
	new_freq = freq_Hz / 1000;
	old_freq = clk_get_rate(cpu_clk) / 1000;
66

67
	if (!IS_ERR(cpu_reg)) {
68 69
		unsigned long opp_freq;

70
		rcu_read_lock();
71
		opp = dev_pm_opp_find_freq_ceil(cpu_dev, &freq_Hz);
72
		if (IS_ERR(opp)) {
73
			rcu_read_unlock();
74 75
			dev_err(cpu_dev, "failed to find OPP for %ld\n",
				freq_Hz);
76
			return PTR_ERR(opp);
77
		}
78
		volt = dev_pm_opp_get_voltage(opp);
79
		opp_freq = dev_pm_opp_get_freq(opp);
80
		rcu_read_unlock();
81
		tol = volt * priv->voltage_tolerance / 100;
82
		volt_old = regulator_get_voltage(cpu_reg);
83 84
		dev_dbg(cpu_dev, "Found OPP: %ld kHz, %ld uV\n",
			opp_freq / 1000, volt);
85 86
	}

87
	dev_dbg(cpu_dev, "%u MHz, %d mV --> %u MHz, %ld mV\n",
88
		old_freq / 1000, (volt_old > 0) ? volt_old / 1000 : -1,
89
		new_freq / 1000, volt ? volt / 1000 : -1);
90 91

	/* scaling up?  scale voltage before frequency */
92
	if (!IS_ERR(cpu_reg) && new_freq > old_freq) {
93 94
		ret = regulator_set_voltage_tol(cpu_reg, volt, tol);
		if (ret) {
95 96
			dev_err(cpu_dev, "failed to scale voltage up: %d\n",
				ret);
97
			return ret;
98 99 100
		}
	}

101
	ret = clk_set_rate(cpu_clk, freq_exact);
102
	if (ret) {
103
		dev_err(cpu_dev, "failed to set clock rate: %d\n", ret);
104
		if (!IS_ERR(cpu_reg) && volt_old > 0)
105
			regulator_set_voltage_tol(cpu_reg, volt_old, tol);
106
		return ret;
107 108 109
	}

	/* scaling down?  scale voltage after frequency */
110
	if (!IS_ERR(cpu_reg) && new_freq < old_freq) {
111 112
		ret = regulator_set_voltage_tol(cpu_reg, volt, tol);
		if (ret) {
113 114
			dev_err(cpu_dev, "failed to scale voltage down: %d\n",
				ret);
115
			clk_set_rate(cpu_clk, old_freq * 1000);
116 117 118
		}
	}

119
	return ret;
120 121
}

122
static int allocate_resources(int cpu, struct device **cdev,
123
			      struct regulator **creg, struct clk **cclk)
124
{
125 126 127 128
	struct device *cpu_dev;
	struct regulator *cpu_reg;
	struct clk *cpu_clk;
	int ret = 0;
129
	char *reg_cpu0 = "cpu0", *reg_cpu = "cpu", *reg;
130

131
	cpu_dev = get_cpu_device(cpu);
132
	if (!cpu_dev) {
133
		pr_err("failed to get cpu%d device\n", cpu);
134 135
		return -ENODEV;
	}
136

137
	/* Try "cpu0" for older DTs */
138 139 140 141
	if (!cpu)
		reg = reg_cpu0;
	else
		reg = reg_cpu;
142 143 144

try_again:
	cpu_reg = regulator_get_optional(cpu_dev, reg);
145 146
	if (IS_ERR(cpu_reg)) {
		/*
147
		 * If cpu's regulator supply node is present, but regulator is
148 149 150
		 * not yet registered, we should try defering probe.
		 */
		if (PTR_ERR(cpu_reg) == -EPROBE_DEFER) {
151 152
			dev_dbg(cpu_dev, "cpu%d regulator not ready, retry\n",
				cpu);
153
			return -EPROBE_DEFER;
154
		}
155 156 157 158 159 160 161

		/* Try with "cpu-supply" */
		if (reg == reg_cpu0) {
			reg = reg_cpu;
			goto try_again;
		}

162 163
		dev_dbg(cpu_dev, "no regulator for cpu%d: %ld\n",
			cpu, PTR_ERR(cpu_reg));
164 165
	}

166
	cpu_clk = clk_get(cpu_dev, NULL);
167
	if (IS_ERR(cpu_clk)) {
168 169 170 171
		/* put regulator */
		if (!IS_ERR(cpu_reg))
			regulator_put(cpu_reg);

172
		ret = PTR_ERR(cpu_clk);
173 174 175 176 177 178

		/*
		 * If cpu's clk node is present, but clock is not yet
		 * registered, we should try defering probe.
		 */
		if (ret == -EPROBE_DEFER)
179
			dev_dbg(cpu_dev, "cpu%d clock not ready, retry\n", cpu);
180
		else
181 182
			dev_err(cpu_dev, "failed to get cpu%d clock: %d\n", cpu,
				ret);
183 184 185 186 187 188 189 190 191
	} else {
		*cdev = cpu_dev;
		*creg = cpu_reg;
		*cclk = cpu_clk;
	}

	return ret;
}

192
static int cpufreq_init(struct cpufreq_policy *policy)
193 194 195 196 197 198 199
{
	struct cpufreq_frequency_table *freq_table;
	struct device_node *np;
	struct private_data *priv;
	struct device *cpu_dev;
	struct regulator *cpu_reg;
	struct clk *cpu_clk;
200
	struct dev_pm_opp *suspend_opp;
201
	unsigned long min_uV = ~0, max_uV = 0;
202
	unsigned int transition_latency;
203
	bool need_update = false;
204 205
	int ret;

206
	ret = allocate_resources(policy->cpu, &cpu_dev, &cpu_reg, &cpu_clk);
207
	if (ret) {
208
		pr_err("%s: Failed to allocate resources: %d\n", __func__, ret);
209 210
		return ret;
	}
211

212 213 214 215 216
	np = of_node_get(cpu_dev->of_node);
	if (!np) {
		dev_err(cpu_dev, "failed to find cpu%d node\n", policy->cpu);
		ret = -ENOENT;
		goto out_put_reg_clk;
217 218
	}

219
	/* Get OPP-sharing information from "operating-points-v2" bindings */
220
	ret = dev_pm_opp_of_get_sharing_cpus(cpu_dev, policy->cpus);
221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241
	if (ret) {
		/*
		 * operating-points-v2 not supported, fallback to old method of
		 * finding shared-OPPs for backward compatibility.
		 */
		if (ret == -ENOENT)
			need_update = true;
		else
			goto out_node_put;
	}

	/*
	 * Initialize OPP tables for all policy->cpus. They will be shared by
	 * all CPUs which have marked their CPUs shared with OPP bindings.
	 *
	 * For platforms not using operating-points-v2 bindings, we do this
	 * before updating policy->cpus. Otherwise, we will end up creating
	 * duplicate OPPs for policy->cpus.
	 *
	 * OPPs might be populated at runtime, don't check for error here
	 */
242
	dev_pm_opp_of_cpumask_add_table(policy->cpus);
243

244 245 246 247 248 249 250 251 252 253 254
	/*
	 * But we need OPP table to function so if it is not there let's
	 * give platform code chance to provide it for us.
	 */
	ret = dev_pm_opp_get_opp_count(cpu_dev);
	if (ret <= 0) {
		pr_debug("OPP table is not ready, deferring probe\n");
		ret = -EPROBE_DEFER;
		goto out_free_opp;
	}

255 256 257 258 259 260 261 262 263 264
	if (need_update) {
		struct cpufreq_dt_platform_data *pd = cpufreq_get_driver_data();

		if (!pd || !pd->independent_clocks)
			cpumask_setall(policy->cpus);

		/*
		 * OPP tables are initialized only for policy->cpu, do it for
		 * others as well.
		 */
265
		ret = dev_pm_opp_set_sharing_cpus(cpu_dev, policy->cpus);
266 267 268
		if (ret)
			dev_err(cpu_dev, "%s: failed to mark OPPs as shared: %d\n",
				__func__, ret);
269 270 271 272 273

		of_property_read_u32(np, "clock-latency", &transition_latency);
	} else {
		transition_latency = dev_pm_opp_get_max_clock_latency(cpu_dev);
	}
274

275 276 277
	priv = kzalloc(sizeof(*priv), GFP_KERNEL);
	if (!priv) {
		ret = -ENOMEM;
278
		goto out_free_opp;
279 280
	}

281
	of_property_read_u32(np, "voltage-tolerance", &priv->voltage_tolerance);
282

283
	if (!transition_latency)
284 285
		transition_latency = CPUFREQ_ETERNAL;

286
	if (!IS_ERR(cpu_reg)) {
287
		unsigned long opp_freq = 0;
288 289

		/*
290 291 292
		 * Disable any OPPs where the connected regulator isn't able to
		 * provide the specified voltage and record minimum and maximum
		 * voltage levels.
293
		 */
294 295 296 297 298 299 300 301 302 303 304 305 306 307
		while (1) {
			struct dev_pm_opp *opp;
			unsigned long opp_uV, tol_uV;

			rcu_read_lock();
			opp = dev_pm_opp_find_freq_ceil(cpu_dev, &opp_freq);
			if (IS_ERR(opp)) {
				rcu_read_unlock();
				break;
			}
			opp_uV = dev_pm_opp_get_voltage(opp);
			rcu_read_unlock();

			tol_uV = opp_uV * priv->voltage_tolerance / 100;
308 309
			if (regulator_is_supported_voltage(cpu_reg,
							   opp_uV - tol_uV,
310 311 312 313 314 315 316 317 318 319 320 321
							   opp_uV + tol_uV)) {
				if (opp_uV < min_uV)
					min_uV = opp_uV;
				if (opp_uV > max_uV)
					max_uV = opp_uV;
			} else {
				dev_pm_opp_disable(cpu_dev, opp_freq);
			}

			opp_freq++;
		}

322 323 324 325 326
		ret = regulator_set_voltage_time(cpu_reg, min_uV, max_uV);
		if (ret > 0)
			transition_latency += ret * 1000;
	}

327 328 329 330 331 332
	ret = dev_pm_opp_init_cpufreq_table(cpu_dev, &freq_table);
	if (ret) {
		pr_err("failed to init cpufreq table: %d\n", ret);
		goto out_free_priv;
	}

333 334 335 336 337
	priv->cpu_dev = cpu_dev;
	priv->cpu_reg = cpu_reg;
	policy->driver_data = priv;

	policy->clk = cpu_clk;
338 339 340 341 342 343 344

	rcu_read_lock();
	suspend_opp = dev_pm_opp_get_suspend_opp(cpu_dev);
	if (suspend_opp)
		policy->suspend_freq = dev_pm_opp_get_freq(suspend_opp) / 1000;
	rcu_read_unlock();

345 346 347 348
	ret = cpufreq_table_validate_and_show(policy, freq_table);
	if (ret) {
		dev_err(cpu_dev, "%s: invalid frequency table: %d\n", __func__,
			ret);
349
		goto out_free_cpufreq_table;
350 351 352 353 354 355 356 357
	}

	/* Support turbo/boost mode */
	if (policy_has_boost_freq(policy)) {
		/* This gets disabled by core on driver unregister */
		ret = cpufreq_enable_boost_support();
		if (ret)
			goto out_free_cpufreq_table;
358
		cpufreq_dt_attr[1] = &cpufreq_freq_attr_scaling_boost_freqs;
359 360 361 362
	}

	policy->cpuinfo.transition_latency = transition_latency;

363 364
	of_node_put(np);

365 366
	return 0;

367
out_free_cpufreq_table:
368
	dev_pm_opp_free_cpufreq_table(cpu_dev, &freq_table);
369 370
out_free_priv:
	kfree(priv);
371
out_free_opp:
372
	dev_pm_opp_of_cpumask_remove_table(policy->cpus);
373
out_node_put:
374 375
	of_node_put(np);
out_put_reg_clk:
376
	clk_put(cpu_clk);
377 378
	if (!IS_ERR(cpu_reg))
		regulator_put(cpu_reg);
379 380 381 382

	return ret;
}

383
static int cpufreq_exit(struct cpufreq_policy *policy)
384 385 386
{
	struct private_data *priv = policy->driver_data;

387
	cpufreq_cooling_unregister(priv->cdev);
388
	dev_pm_opp_free_cpufreq_table(priv->cpu_dev, &policy->freq_table);
389
	dev_pm_opp_of_cpumask_remove_table(policy->related_cpus);
390 391 392 393 394 395 396 397
	clk_put(policy->clk);
	if (!IS_ERR(priv->cpu_reg))
		regulator_put(priv->cpu_reg);
	kfree(priv);

	return 0;
}

398 399 400 401 402 403 404 405 406 407 408 409 410
static void cpufreq_ready(struct cpufreq_policy *policy)
{
	struct private_data *priv = policy->driver_data;
	struct device_node *np = of_node_get(priv->cpu_dev->of_node);

	if (WARN_ON(!np))
		return;

	/*
	 * For now, just loading the cooling device;
	 * thermal DT code takes care of matching them.
	 */
	if (of_find_property(np, "#cooling-cells", NULL)) {
411 412 413 414 415 416 417
		u32 power_coefficient = 0;

		of_property_read_u32(np, "dynamic-power-coefficient",
				     &power_coefficient);

		priv->cdev = of_cpufreq_power_cooling_register(np,
				policy->related_cpus, power_coefficient, NULL);
418 419 420 421 422 423 424 425 426 427 428 429
		if (IS_ERR(priv->cdev)) {
			dev_err(priv->cpu_dev,
				"running cpufreq without cooling device: %ld\n",
				PTR_ERR(priv->cdev));

			priv->cdev = NULL;
		}
	}

	of_node_put(np);
}

430
static struct cpufreq_driver dt_cpufreq_driver = {
431 432
	.flags = CPUFREQ_STICKY | CPUFREQ_NEED_INITIAL_FREQ_CHECK,
	.verify = cpufreq_generic_frequency_table_verify,
433
	.target_index = set_target,
434
	.get = cpufreq_generic_get,
435 436
	.init = cpufreq_init,
	.exit = cpufreq_exit,
437
	.ready = cpufreq_ready,
438
	.name = "cpufreq-dt",
439
	.attr = cpufreq_dt_attr,
440
	.suspend = cpufreq_generic_suspend,
441 442
};

443
static int dt_cpufreq_probe(struct platform_device *pdev)
444 445 446 447 448 449 450 451 452 453 454 455 456
{
	struct device *cpu_dev;
	struct regulator *cpu_reg;
	struct clk *cpu_clk;
	int ret;

	/*
	 * All per-cluster (CPUs sharing clock/voltages) initialization is done
	 * from ->init(). In probe(), we just need to make sure that clk and
	 * regulators are available. Else defer probe and retry.
	 *
	 * FIXME: Is checking this only for CPU0 sufficient ?
	 */
457
	ret = allocate_resources(0, &cpu_dev, &cpu_reg, &cpu_clk);
458 459 460 461 462 463 464
	if (ret)
		return ret;

	clk_put(cpu_clk);
	if (!IS_ERR(cpu_reg))
		regulator_put(cpu_reg);

465 466
	dt_cpufreq_driver.driver_data = dev_get_platdata(&pdev->dev);

467
	ret = cpufreq_register_driver(&dt_cpufreq_driver);
468 469 470
	if (ret)
		dev_err(cpu_dev, "failed register driver: %d\n", ret);

471 472
	return ret;
}
473

474
static int dt_cpufreq_remove(struct platform_device *pdev)
475
{
476
	cpufreq_unregister_driver(&dt_cpufreq_driver);
477 478 479
	return 0;
}

480
static struct platform_driver dt_cpufreq_platdrv = {
481
	.driver = {
482
		.name	= "cpufreq-dt",
483
	},
484 485
	.probe		= dt_cpufreq_probe,
	.remove		= dt_cpufreq_remove,
486
};
487
module_platform_driver(dt_cpufreq_platdrv);
488

489
MODULE_ALIAS("platform:cpufreq-dt");
490
MODULE_AUTHOR("Viresh Kumar <viresh.kumar@linaro.org>");
491
MODULE_AUTHOR("Shawn Guo <shawn.guo@linaro.org>");
492
MODULE_DESCRIPTION("Generic cpufreq driver");
493
MODULE_LICENSE("GPL");