i915_drv.c 23.3 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29

30
#include <linux/device.h>
L
Linus Torvalds 已提交
31 32 33 34
#include "drmP.h"
#include "drm.h"
#include "i915_drm.h"
#include "i915_drv.h"
35
#include "intel_drv.h"
L
Linus Torvalds 已提交
36

J
Jesse Barnes 已提交
37
#include <linux/console.h>
38
#include "drm_crtc_helper.h"
J
Jesse Barnes 已提交
39

K
Kyle McMartin 已提交
40
static int i915_modeset = -1;
J
Jesse Barnes 已提交
41 42 43 44
module_param_named(modeset, i915_modeset, int, 0400);

unsigned int i915_fbpercrtc = 0;
module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400);
L
Linus Torvalds 已提交
45

46 47 48
int i915_panel_ignore_lid = 0;
module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600);

49
unsigned int i915_powersave = 1;
50
module_param_named(powersave, i915_powersave, int, 0600);
51

52
unsigned int i915_semaphores = 0;
53 54
module_param_named(semaphores, i915_semaphores, int, 0600);

55
unsigned int i915_enable_rc6 = 0;
C
Chris Wilson 已提交
56 57
module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0600);

58
unsigned int i915_enable_fbc = 1;
59 60
module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600);

61 62 63
unsigned int i915_lvds_downclock = 0;
module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400);

64 65 66
unsigned int i915_panel_use_ssc = 1;
module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600);

67 68 69
int i915_vbt_sdvo_panel_type = -1;
module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600);

C
Chris Wilson 已提交
70
static bool i915_try_reset = true;
C
Chris Wilson 已提交
71 72
module_param_named(reset, i915_try_reset, bool, 0600);

73 74 75
bool i915_enable_hangcheck = true;
module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644);

76
static struct drm_driver driver;
77
extern int intel_agp_enabled;
78

79
#define INTEL_VGA_DEVICE(id, info) {		\
80
	.class = PCI_CLASS_DISPLAY_VGA << 8,	\
81
	.class_mask = 0xff0000,			\
82 83 84 85
	.vendor = 0x8086,			\
	.device = id,				\
	.subvendor = PCI_ANY_ID,		\
	.subdevice = PCI_ANY_ID,		\
86 87
	.driver_data = (unsigned long) info }

88
static const struct intel_device_info intel_i830_info = {
89
	.gen = 2, .is_mobile = 1, .cursor_needs_physical = 1,
90
	.has_overlay = 1, .overlay_needs_physical = 1,
91 92
};

93
static const struct intel_device_info intel_845g_info = {
94
	.gen = 2,
95
	.has_overlay = 1, .overlay_needs_physical = 1,
96 97
};

98
static const struct intel_device_info intel_i85x_info = {
99
	.gen = 2, .is_i85x = 1, .is_mobile = 1,
100
	.cursor_needs_physical = 1,
101
	.has_overlay = 1, .overlay_needs_physical = 1,
102 103
};

104
static const struct intel_device_info intel_i865g_info = {
105
	.gen = 2,
106
	.has_overlay = 1, .overlay_needs_physical = 1,
107 108
};

109
static const struct intel_device_info intel_i915g_info = {
110
	.gen = 3, .is_i915g = 1, .cursor_needs_physical = 1,
111
	.has_overlay = 1, .overlay_needs_physical = 1,
112
};
113
static const struct intel_device_info intel_i915gm_info = {
114
	.gen = 3, .is_mobile = 1,
115
	.cursor_needs_physical = 1,
116
	.has_overlay = 1, .overlay_needs_physical = 1,
117
	.supports_tv = 1,
118
};
119
static const struct intel_device_info intel_i945g_info = {
120
	.gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1,
121
	.has_overlay = 1, .overlay_needs_physical = 1,
122
};
123
static const struct intel_device_info intel_i945gm_info = {
124
	.gen = 3, .is_i945gm = 1, .is_mobile = 1,
125
	.has_hotplug = 1, .cursor_needs_physical = 1,
126
	.has_overlay = 1, .overlay_needs_physical = 1,
127
	.supports_tv = 1,
128 129
};

130
static const struct intel_device_info intel_i965g_info = {
131
	.gen = 4, .is_broadwater = 1,
132
	.has_hotplug = 1,
133
	.has_overlay = 1,
134 135
};

136
static const struct intel_device_info intel_i965gm_info = {
137
	.gen = 4, .is_crestline = 1,
138
	.is_mobile = 1, .has_fbc = 1, .has_hotplug = 1,
139
	.has_overlay = 1,
140
	.supports_tv = 1,
141 142
};

143
static const struct intel_device_info intel_g33_info = {
144
	.gen = 3, .is_g33 = 1,
145
	.need_gfx_hws = 1, .has_hotplug = 1,
146
	.has_overlay = 1,
147 148
};

149
static const struct intel_device_info intel_g45_info = {
150
	.gen = 4, .is_g4x = 1, .need_gfx_hws = 1,
151
	.has_pipe_cxsr = 1, .has_hotplug = 1,
152
	.has_bsd_ring = 1,
153 154
};

155
static const struct intel_device_info intel_gm45_info = {
156
	.gen = 4, .is_g4x = 1,
157
	.is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1,
158
	.has_pipe_cxsr = 1, .has_hotplug = 1,
159
	.supports_tv = 1,
160
	.has_bsd_ring = 1,
161 162
};

163
static const struct intel_device_info intel_pineview_info = {
164
	.gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1,
165
	.need_gfx_hws = 1, .has_hotplug = 1,
166
	.has_overlay = 1,
167 168
};

169
static const struct intel_device_info intel_ironlake_d_info = {
170
	.gen = 5,
171
	.need_gfx_hws = 1, .has_pipe_cxsr = 1, .has_hotplug = 1,
172
	.has_bsd_ring = 1,
173 174
};

175
static const struct intel_device_info intel_ironlake_m_info = {
176
	.gen = 5, .is_mobile = 1,
177
	.need_gfx_hws = 1, .has_hotplug = 1,
178
	.has_fbc = 1,
179
	.has_bsd_ring = 1,
180 181
};

182
static const struct intel_device_info intel_sandybridge_d_info = {
183
	.gen = 6,
184
	.need_gfx_hws = 1, .has_hotplug = 1,
185
	.has_bsd_ring = 1,
186
	.has_blt_ring = 1,
187 188
};

189
static const struct intel_device_info intel_sandybridge_m_info = {
190
	.gen = 6, .is_mobile = 1,
191
	.need_gfx_hws = 1, .has_hotplug = 1,
192
	.has_fbc = 1,
193
	.has_bsd_ring = 1,
194
	.has_blt_ring = 1,
195 196
};

197 198 199 200 201 202 203 204 205 206 207 208 209 210 211
static const struct intel_device_info intel_ivybridge_d_info = {
	.is_ivybridge = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
};

static const struct intel_device_info intel_ivybridge_m_info = {
	.is_ivybridge = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,	/* FBC is not enabled on Ivybridge mobile yet */
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
};

212 213 214 215
static const struct pci_device_id pciidlist[] = {		/* aka */
	INTEL_VGA_DEVICE(0x3577, &intel_i830_info),		/* I830_M */
	INTEL_VGA_DEVICE(0x2562, &intel_845g_info),		/* 845_G */
	INTEL_VGA_DEVICE(0x3582, &intel_i85x_info),		/* I855_GM */
216
	INTEL_VGA_DEVICE(0x358e, &intel_i85x_info),
217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238
	INTEL_VGA_DEVICE(0x2572, &intel_i865g_info),		/* I865_G */
	INTEL_VGA_DEVICE(0x2582, &intel_i915g_info),		/* I915_G */
	INTEL_VGA_DEVICE(0x258a, &intel_i915g_info),		/* E7221_G */
	INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info),		/* I915_GM */
	INTEL_VGA_DEVICE(0x2772, &intel_i945g_info),		/* I945_G */
	INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info),		/* I945_GM */
	INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info),		/* I945_GME */
	INTEL_VGA_DEVICE(0x2972, &intel_i965g_info),		/* I946_GZ */
	INTEL_VGA_DEVICE(0x2982, &intel_i965g_info),		/* G35_G */
	INTEL_VGA_DEVICE(0x2992, &intel_i965g_info),		/* I965_Q */
	INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info),		/* I965_G */
	INTEL_VGA_DEVICE(0x29b2, &intel_g33_info),		/* Q35_G */
	INTEL_VGA_DEVICE(0x29c2, &intel_g33_info),		/* G33_G */
	INTEL_VGA_DEVICE(0x29d2, &intel_g33_info),		/* Q33_G */
	INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info),		/* I965_GM */
	INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info),		/* I965_GME */
	INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info),		/* GM45_G */
	INTEL_VGA_DEVICE(0x2e02, &intel_g45_info),		/* IGD_E_G */
	INTEL_VGA_DEVICE(0x2e12, &intel_g45_info),		/* Q45_G */
	INTEL_VGA_DEVICE(0x2e22, &intel_g45_info),		/* G45_G */
	INTEL_VGA_DEVICE(0x2e32, &intel_g45_info),		/* G41_G */
	INTEL_VGA_DEVICE(0x2e42, &intel_g45_info),		/* B43_G */
239
	INTEL_VGA_DEVICE(0x2e92, &intel_g45_info),		/* B43_G.1 */
240 241 242 243
	INTEL_VGA_DEVICE(0xa001, &intel_pineview_info),
	INTEL_VGA_DEVICE(0xa011, &intel_pineview_info),
	INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info),
	INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info),
244
	INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info),
245 246
	INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info),
	INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info),
247
	INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info),
248
	INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info),
249
	INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info),
250
	INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info),
251 252 253 254 255
	INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */
	INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */
256
	{0, 0, 0}
L
Linus Torvalds 已提交
257 258
};

J
Jesse Barnes 已提交
259 260 261 262
#if defined(CONFIG_DRM_I915_KMS)
MODULE_DEVICE_TABLE(pci, pciidlist);
#endif

263
#define INTEL_PCH_DEVICE_ID_MASK	0xff00
264
#define INTEL_PCH_IBX_DEVICE_ID_TYPE	0x3b00
265
#define INTEL_PCH_CPT_DEVICE_ID_TYPE	0x1c00
J
Jesse Barnes 已提交
266
#define INTEL_PCH_PPT_DEVICE_ID_TYPE	0x1e00
267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284

void intel_detect_pch (struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct pci_dev *pch;

	/*
	 * The reason to probe ISA bridge instead of Dev31:Fun0 is to
	 * make graphics device passthrough work easy for VMM, that only
	 * need to expose ISA bridge to let driver know the real hardware
	 * underneath. This is a requirement from virtualization team.
	 */
	pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL);
	if (pch) {
		if (pch->vendor == PCI_VENDOR_ID_INTEL) {
			int id;
			id = pch->device & INTEL_PCH_DEVICE_ID_MASK;

285 286 287 288
			if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_IBX;
				DRM_DEBUG_KMS("Found Ibex Peak PCH\n");
			} else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) {
289 290
				dev_priv->pch_type = PCH_CPT;
				DRM_DEBUG_KMS("Found CougarPoint PCH\n");
J
Jesse Barnes 已提交
291 292 293 294
			} else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) {
				/* PantherPoint is CPT compatible */
				dev_priv->pch_type = PCH_CPT;
				DRM_DEBUG_KMS("Found PatherPoint PCH\n");
295 296 297 298 299 300
			}
		}
		pci_dev_put(pch);
	}
}

301
static void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv)
302 303 304 305 306 307 308 309 310 311 312 313 314 315 316
{
	int count;

	count = 0;
	while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1))
		udelay(10);

	I915_WRITE_NOTRACE(FORCEWAKE, 1);
	POSTING_READ(FORCEWAKE);

	count = 0;
	while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1) == 0)
		udelay(10);
}

317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332
/*
 * Generally this is called implicitly by the register read function. However,
 * if some sequence requires the GT to not power down then this function should
 * be called at the beginning of the sequence followed by a call to
 * gen6_gt_force_wake_put() at the end of the sequence.
 */
void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv)
{
	WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex));

	/* Forcewake is atomic in case we get in here without the lock */
	if (atomic_add_return(1, &dev_priv->forcewake_count) == 1)
		__gen6_gt_force_wake_get(dev_priv);
}

static void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv)
333 334 335 336 337
{
	I915_WRITE_NOTRACE(FORCEWAKE, 0);
	POSTING_READ(FORCEWAKE);
}

338 339 340 341 342 343 344 345 346 347 348
/*
 * see gen6_gt_force_wake_get()
 */
void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv)
{
	WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex));

	if (atomic_dec_and_test(&dev_priv->forcewake_count))
		__gen6_gt_force_wake_put(dev_priv);
}

349 350 351 352 353 354 355 356 357 358
void __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv)
{
	int loop = 500;
	u32 fifo = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES);
	while (fifo < 20 && loop--) {
		udelay(10);
		fifo = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES);
	}
}

359
static int i915_drm_freeze(struct drm_device *dev)
J
Jesse Barnes 已提交
360
{
361 362
	struct drm_i915_private *dev_priv = dev->dev_private;

363 364
	drm_kms_helper_poll_disable(dev);

J
Jesse Barnes 已提交
365 366
	pci_save_state(dev->pdev);

367
	/* If KMS is active, we do the leavevt stuff here */
368
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
369 370
		int error = i915_gem_idle(dev);
		if (error) {
371
			dev_err(&dev->pdev->dev,
372 373 374
				"GEM idle failed, resume might fail\n");
			return error;
		}
375
		drm_irq_uninstall(dev);
376 377
	}

378 379
	i915_save_state(dev);

380
	intel_opregion_fini(dev);
381

382 383
	/* Modeset on resume, not lid events */
	dev_priv->modeset_on_lid = 0;
384 385

	return 0;
386 387
}

388
int i915_suspend(struct drm_device *dev, pm_message_t state)
389 390 391 392 393 394 395 396 397 398 399 400
{
	int error;

	if (!dev || !dev->dev_private) {
		DRM_ERROR("dev: %p\n", dev);
		DRM_ERROR("DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	if (state.event == PM_EVENT_PRETHAW)
		return 0;

401 402 403

	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;
404

405 406 407 408
	error = i915_drm_freeze(dev);
	if (error)
		return error;

409 410 411 412 413
	if (state.event == PM_EVENT_SUSPEND) {
		/* Shut down the device */
		pci_disable_device(dev->pdev);
		pci_set_power_state(dev->pdev, PCI_D3hot);
	}
J
Jesse Barnes 已提交
414 415 416 417

	return 0;
}

418
static int i915_drm_thaw(struct drm_device *dev)
J
Jesse Barnes 已提交
419
{
420
	struct drm_i915_private *dev_priv = dev->dev_private;
421
	int error = 0;
422

423 424 425 426 427 428
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
		mutex_lock(&dev->struct_mutex);
		i915_gem_restore_gtt_mappings(dev);
		mutex_unlock(&dev->struct_mutex);
	}

429
	i915_restore_state(dev);
430
	intel_opregion_setup(dev);
431

432 433 434 435 436
	/* KMS EnterVT equivalent */
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
		mutex_lock(&dev->struct_mutex);
		dev_priv->mm.suspended = 0;

437
		error = i915_gem_init_ringbuffer(dev);
438
		mutex_unlock(&dev->struct_mutex);
439

440
		drm_mode_config_reset(dev);
441
		drm_irq_install(dev);
442

443 444
		/* Resume the modeset for every activated CRTC */
		drm_helper_resume_force_mode(dev);
445

C
Chris Wilson 已提交
446
		if (IS_IRONLAKE_M(dev))
J
Jesse Barnes 已提交
447 448
			ironlake_enable_rc6(dev);
	}
449

450 451
	intel_opregion_init(dev);

452
	dev_priv->modeset_on_lid = 0;
453

454 455 456
	return error;
}

457
int i915_resume(struct drm_device *dev)
458
{
459 460
	int ret;

461 462 463
	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

464 465 466 467 468
	if (pci_enable_device(dev->pdev))
		return -EIO;

	pci_set_master(dev->pdev);

469 470 471 472 473 474
	ret = i915_drm_thaw(dev);
	if (ret)
		return ret;

	drm_kms_helper_poll_enable(dev);
	return 0;
J
Jesse Barnes 已提交
475 476
}

477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506
static int i8xx_do_reset(struct drm_device *dev, u8 flags)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (IS_I85X(dev))
		return -ENODEV;

	I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	if (IS_I830(dev) || IS_845G(dev)) {
		I915_WRITE(DEBUG_RESET_I830,
			   DEBUG_RESET_DISPLAY |
			   DEBUG_RESET_RENDER |
			   DEBUG_RESET_FULL);
		POSTING_READ(DEBUG_RESET_I830);
		msleep(1);

		I915_WRITE(DEBUG_RESET_I830, 0);
		POSTING_READ(DEBUG_RESET_I830);
	}

	msleep(1);

	I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	return 0;
}

507 508 509
static int i965_reset_complete(struct drm_device *dev)
{
	u8 gdrst;
510
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
511 512 513
	return gdrst & 0x1;
}

514 515 516 517
static int i965_do_reset(struct drm_device *dev, u8 flags)
{
	u8 gdrst;

518 519 520 521 522
	/*
	 * Set the domains we want to reset (GRDOM/bits 2 and 3) as
	 * well as the reset bit (GR/bit 0).  Setting the GR bit
	 * triggers the reset; when done, the hardware will clear it.
	 */
523 524 525 526 527 528 529 530 531 532 533 534
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
	pci_write_config_byte(dev->pdev, I965_GDRST, gdrst | flags | 0x1);

	return wait_for(i965_reset_complete(dev), 500);
}

static int ironlake_do_reset(struct drm_device *dev, u8 flags)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, gdrst | flags | 0x1);
	return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
J
Jesse Barnes 已提交
535 536
}

537 538 539 540 541 542 543 544
static int gen6_do_reset(struct drm_device *dev, u8 flags)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	I915_WRITE(GEN6_GDRST, GEN6_GRDOM_FULL);
	return wait_for((I915_READ(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500);
}

545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560
/**
 * i965_reset - reset chip after a hang
 * @dev: drm device to reset
 * @flags: reset domains
 *
 * Reset the chip.  Useful if a hang is detected. Returns zero on successful
 * reset or otherwise an error code.
 *
 * Procedure is fairly simple:
 *   - reset the chip using the reset reg
 *   - re-init context state
 *   - re-init hardware status page
 *   - re-init ring buffer
 *   - re-init interrupt state
 *   - re-init display
 */
561
int i915_reset(struct drm_device *dev, u8 flags)
562 563 564 565 566 567 568
{
	drm_i915_private_t *dev_priv = dev->dev_private;
	/*
	 * We really should only reset the display subsystem if we actually
	 * need to
	 */
	bool need_display = true;
569
	int ret;
570

C
Chris Wilson 已提交
571 572 573
	if (!i915_try_reset)
		return 0;

574 575
	if (!mutex_trylock(&dev->struct_mutex))
		return -EBUSY;
576

577
	i915_gem_reset(dev);
578

579
	ret = -ENODEV;
580 581 582
	if (get_seconds() - dev_priv->last_gpu_reset < 5) {
		DRM_ERROR("GPU hanging too fast, declaring wedged!\n");
	} else switch (INTEL_INFO(dev)->gen) {
583
	case 7:
584 585
	case 6:
		ret = gen6_do_reset(dev, flags);
586 587 588
		/* If reset with a user forcewake, try to restore */
		if (atomic_read(&dev_priv->forcewake_count))
			__gen6_gt_force_wake_get(dev_priv);
589
		break;
590
	case 5:
591
		ret = ironlake_do_reset(dev, flags);
592 593
		break;
	case 4:
594
		ret = i965_do_reset(dev, flags);
595
		break;
596 597 598
	case 2:
		ret = i8xx_do_reset(dev, flags);
		break;
599
	}
600
	dev_priv->last_gpu_reset = get_seconds();
601
	if (ret) {
602
		DRM_ERROR("Failed to reset chip.\n");
603
		mutex_unlock(&dev->struct_mutex);
604
		return ret;
605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621
	}

	/* Ok, now get things going again... */

	/*
	 * Everything depends on having the GTT running, so we need to start
	 * there.  Fortunately we don't need to do this unless we reset the
	 * chip at a PCI level.
	 *
	 * Next we need to restore the context, but we don't use those
	 * yet either...
	 *
	 * Ring buffer needs to be re-initialized in the KMS case, or if X
	 * was running at the time of the reset (i.e. we weren't VT
	 * switched away).
	 */
	if (drm_core_check_feature(dev, DRIVER_MODESET) ||
622
			!dev_priv->mm.suspended) {
623
		dev_priv->mm.suspended = 0;
624

625
		dev_priv->ring[RCS].init(&dev_priv->ring[RCS]);
626
		if (HAS_BSD(dev))
627
		    dev_priv->ring[VCS].init(&dev_priv->ring[VCS]);
628
		if (HAS_BLT(dev))
629
		    dev_priv->ring[BCS].init(&dev_priv->ring[BCS]);
630

631 632
		mutex_unlock(&dev->struct_mutex);
		drm_irq_uninstall(dev);
633
		drm_mode_config_reset(dev);
634 635 636 637
		drm_irq_install(dev);
		mutex_lock(&dev->struct_mutex);
	}

638 639
	mutex_unlock(&dev->struct_mutex);

640
	/*
641 642 643
	 * Perform a full modeset as on later generations, e.g. Ironlake, we may
	 * need to retrain the display link and cannot just restore the register
	 * values.
644
	 */
645 646 647 648 649
	if (need_display) {
		mutex_lock(&dev->mode_config.mutex);
		drm_helper_resume_force_mode(dev);
		mutex_unlock(&dev->mode_config.mutex);
	}
650 651 652 653 654

	return 0;
}


655 656 657
static int __devinit
i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
{
658 659 660 661 662 663 664 665
	/* Only bind to function 0 of the device. Early generations
	 * used function 1 as a placeholder for multi-head. This causes
	 * us confusion instead, especially on the systems where both
	 * functions have the same PCI-ID!
	 */
	if (PCI_FUNC(pdev->devfn))
		return -ENODEV;

666
	return drm_get_pci_dev(pdev, ent, &driver);
667 668 669 670 671 672 673 674 675 676
}

static void
i915_pci_remove(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);

	drm_put_dev(dev);
}

677
static int i915_pm_suspend(struct device *dev)
678
{
679 680 681
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);
	int error;
682

683 684 685 686
	if (!drm_dev || !drm_dev->dev_private) {
		dev_err(dev, "DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}
687

688 689 690
	if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

691 692 693
	error = i915_drm_freeze(drm_dev);
	if (error)
		return error;
694

695 696
	pci_disable_device(pdev);
	pci_set_power_state(pdev, PCI_D3hot);
697

698
	return 0;
699 700
}

701
static int i915_pm_resume(struct device *dev)
702
{
703 704 705 706
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	return i915_resume(drm_dev);
707 708
}

709
static int i915_pm_freeze(struct device *dev)
710
{
711 712 713 714 715 716 717 718 719
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	if (!drm_dev || !drm_dev->dev_private) {
		dev_err(dev, "DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	return i915_drm_freeze(drm_dev);
720 721
}

722
static int i915_pm_thaw(struct device *dev)
723
{
724 725 726 727
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

	return i915_drm_thaw(drm_dev);
728 729
}

730
static int i915_pm_poweroff(struct device *dev)
731
{
732 733 734
	struct pci_dev *pdev = to_pci_dev(dev);
	struct drm_device *drm_dev = pci_get_drvdata(pdev);

735
	return i915_drm_freeze(drm_dev);
736 737
}

738
static const struct dev_pm_ops i915_pm_ops = {
739 740 741 742 743
     .suspend = i915_pm_suspend,
     .resume = i915_pm_resume,
     .freeze = i915_pm_freeze,
     .thaw = i915_pm_thaw,
     .poweroff = i915_pm_poweroff,
744
     .restore = i915_pm_resume,
745 746
};

747 748
static struct vm_operations_struct i915_gem_vm_ops = {
	.fault = i915_gem_fault,
749 750
	.open = drm_gem_vm_open,
	.close = drm_gem_vm_close,
751 752
};

L
Linus Torvalds 已提交
753
static struct drm_driver driver = {
D
Dave Airlie 已提交
754 755 756
	/* don't use mtrr's here, the Xserver or user space app should
	 * deal with them for intel hardware.
	 */
757 758 759
	.driver_features =
	    DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/
	    DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM,
760
	.load = i915_driver_load,
J
Jesse Barnes 已提交
761
	.unload = i915_driver_unload,
762
	.open = i915_driver_open,
763 764
	.lastclose = i915_driver_lastclose,
	.preclose = i915_driver_preclose,
765
	.postclose = i915_driver_postclose,
766 767 768 769 770

	/* Used in place of i915_pm_ops for non-DRIVER_MODESET */
	.suspend = i915_suspend,
	.resume = i915_resume,

771
	.device_is_agp = i915_driver_device_is_agp,
L
Linus Torvalds 已提交
772
	.reclaim_buffers = drm_core_reclaim_buffers,
773 774
	.master_create = i915_master_create,
	.master_destroy = i915_master_destroy,
775
#if defined(CONFIG_DEBUG_FS)
776 777
	.debugfs_init = i915_debugfs_init,
	.debugfs_cleanup = i915_debugfs_cleanup,
778
#endif
779 780
	.gem_init_object = i915_gem_init_object,
	.gem_free_object = i915_gem_free_object,
781
	.gem_vm_ops = &i915_gem_vm_ops,
782 783 784
	.dumb_create = i915_gem_dumb_create,
	.dumb_map_offset = i915_gem_mmap_gtt,
	.dumb_destroy = i915_gem_dumb_destroy,
L
Linus Torvalds 已提交
785 786
	.ioctls = i915_ioctls,
	.fops = {
D
Dave Airlie 已提交
787 788 789
		 .owner = THIS_MODULE,
		 .open = drm_open,
		 .release = drm_release,
790
		 .unlocked_ioctl = drm_ioctl,
791
		 .mmap = drm_gem_mmap,
D
Dave Airlie 已提交
792 793
		 .poll = drm_poll,
		 .fasync = drm_fasync,
794
		 .read = drm_read,
795
#ifdef CONFIG_COMPAT
D
Dave Airlie 已提交
796
		 .compat_ioctl = i915_compat_ioctl,
797
#endif
A
Arnd Bergmann 已提交
798
		 .llseek = noop_llseek,
799 800 801 802 803 804 805 806
	},

	.name = DRIVER_NAME,
	.desc = DRIVER_DESC,
	.date = DRIVER_DATE,
	.major = DRIVER_MAJOR,
	.minor = DRIVER_MINOR,
	.patchlevel = DRIVER_PATCHLEVEL,
L
Linus Torvalds 已提交
807 808
};

809 810 811 812 813 814 815 816
static struct pci_driver i915_pci_driver = {
	.name = DRIVER_NAME,
	.id_table = pciidlist,
	.probe = i915_pci_probe,
	.remove = i915_pci_remove,
	.driver.pm = &i915_pm_ops,
};

L
Linus Torvalds 已提交
817 818
static int __init i915_init(void)
{
819 820 821 822 823
	if (!intel_agp_enabled) {
		DRM_ERROR("drm/i915 can't work without intel_agp module!\n");
		return -ENODEV;
	}

L
Linus Torvalds 已提交
824
	driver.num_ioctls = i915_max_ioctl;
J
Jesse Barnes 已提交
825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846

	/*
	 * If CONFIG_DRM_I915_KMS is set, default to KMS unless
	 * explicitly disabled with the module pararmeter.
	 *
	 * Otherwise, just follow the parameter (defaulting to off).
	 *
	 * Allow optional vga_text_mode_force boot option to override
	 * the default behavior.
	 */
#if defined(CONFIG_DRM_I915_KMS)
	if (i915_modeset != 0)
		driver.driver_features |= DRIVER_MODESET;
#endif
	if (i915_modeset == 1)
		driver.driver_features |= DRIVER_MODESET;

#ifdef CONFIG_VGA_CONSOLE
	if (vgacon_text_force() && i915_modeset == -1)
		driver.driver_features &= ~DRIVER_MODESET;
#endif

847 848 849
	if (!(driver.driver_features & DRIVER_MODESET))
		driver.get_vblank_timestamp = NULL;

850
	return drm_pci_init(&driver, &i915_pci_driver);
L
Linus Torvalds 已提交
851 852 853 854
}

static void __exit i915_exit(void)
{
855
	drm_pci_exit(&driver, &i915_pci_driver);
L
Linus Torvalds 已提交
856 857 858 859 860
}

module_init(i915_init);
module_exit(i915_exit);

D
Dave Airlie 已提交
861 862
MODULE_AUTHOR(DRIVER_AUTHOR);
MODULE_DESCRIPTION(DRIVER_DESC);
L
Linus Torvalds 已提交
863
MODULE_LICENSE("GPL and additional rights");