mpc8379_rdb.dts 10.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * MPC8379E RDB Device Tree Source
 *
 * Copyright 2007, 2008 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/dts-v1/;

/ {
15
	compatible = "fsl,mpc8379rdb";
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		ethernet0 = &enet0;
		ethernet1 = &enet1;
		serial0 = &serial0;
		serial1 = &serial1;
		pci0 = &pci0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8379@0 {
			device_type = "cpu";
33
			reg = <0x0>;
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
			timebase-frequency = <0>;
			bus-frequency = <0>;
			clock-frequency = <0>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00000000 0x10000000>;	// 256MB at 0
	};

	localbus@e0005000 {
		#address-cells = <2>;
		#size-cells = <1>;
		compatible = "fsl,mpc8379-elbc", "fsl,elbc", "simple-bus";
		reg = <0xe0005000 0x1000>;
54
		interrupts = <77 0x8>;
55 56 57 58 59
		interrupt-parent = <&ipic>;

		// CS0 and CS1 are swapped when
		// booting from nand, but the
		// addresses are the same.
60 61 62 63
		ranges = <0x0 0x0 0xfe000000 0x00800000
		          0x1 0x0 0xe0600000 0x00008000
		          0x2 0x0 0xf0000000 0x00020000
		          0x3 0x0 0xfa000000 0x00008000>;
64 65 66 67 68

		flash@0,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "cfi-flash";
69
			reg = <0x0 0x0 0x800000>;
70 71 72 73 74 75 76 77 78
			bank-width = <2>;
			device-width = <1>;
		};

		nand@1,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc8379-fcm-nand",
			             "fsl,elbc-fcm-nand";
79
			reg = <0x1 0x0 0x8000>;
80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

			u-boot@0 {
				reg = <0x0 0x100000>;
				read-only;
			};

			kernel@100000 {
				reg = <0x100000 0x300000>;
			};
			fs@400000 {
				reg = <0x400000 0x1c00000>;
			};
		};
	};

	immr@e0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "simple-bus";
100
		ranges = <0x0 0xe0000000 0x00100000>;
101 102 103 104 105 106 107 108 109
		reg = <0xe0000000 0x00000200>;
		bus-frequency = <0>;

		wdt@200 {
			device_type = "watchdog";
			compatible = "mpc83xx_wdt";
			reg = <0x200 0x100>;
		};

110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
		gpio1: gpio-controller@c00 {
			#gpio-cells = <2>;
			compatible = "fsl,mpc8379-gpio", "fsl,mpc8349-gpio";
			reg = <0xc00 0x100>;
			interrupts = <74 0x8>;
			interrupt-parent = <&ipic>;
			gpio-controller;
		};

		gpio2: gpio-controller@d00 {
			#gpio-cells = <2>;
			compatible = "fsl,mpc8379-gpio", "fsl,mpc8349-gpio";
			reg = <0xd00 0x100>;
			interrupts = <75 0x8>;
			interrupt-parent = <&ipic>;
			gpio-controller;
		};

128
		sleep-nexus {
129
			#address-cells = <1>;
130 131 132 133
			#size-cells = <1>;
			compatible = "simple-bus";
			sleep = <&pmc 0x0c000000>;
			ranges;
134

135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
			i2c@3000 {
				#address-cells = <1>;
				#size-cells = <0>;
				cell-index = <0>;
				compatible = "fsl-i2c";
				reg = <0x3000 0x100>;
				interrupts = <14 0x8>;
				interrupt-parent = <&ipic>;
				dfsrr;

				dtt@48 {
					compatible = "national,lm75";
					reg = <0x48>;
				};

				at24@50 {
					compatible = "at24,24c256";
					reg = <0x50>;
				};

				rtc@68 {
					compatible = "dallas,ds1339";
					reg = <0x68>;
				};

				mcu_pio: mcu@a {
					#gpio-cells = <2>;
					compatible = "fsl,mc9s08qg8-mpc8379erdb",
						     "fsl,mcu-mpc8349emitx";
					reg = <0x0a>;
					gpio-controller;
				};
167
			};
168

169
			sdhci@2e000 {
170
				compatible = "fsl,mpc8379-esdhc", "fsl,esdhc";
171 172 173
				reg = <0x2e000 0x1000>;
				interrupts = <42 0x8>;
				interrupt-parent = <&ipic>;
174
				sdhci,wp-inverted;
175
				/* Filled in by U-Boot */
176
				clock-frequency = <111111111>;
177
			};
178 179 180 181 182 183 184 185
		};

		i2c@3100 {
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <1>;
			compatible = "fsl-i2c";
			reg = <0x3100 0x100>;
186 187
			interrupts = <15 0x8>;
			interrupt-parent = <&ipic>;
188 189 190 191 192 193 194
			dfsrr;
		};

		spi@7000 {
			cell-index = <0>;
			compatible = "fsl,spi";
			reg = <0x7000 0x1000>;
195 196
			interrupts = <16 0x8>;
			interrupt-parent = <&ipic>;
197 198 199
			mode = "cpu";
		};

200 201 202 203 204 205 206 207 208 209 210 211
		dma@82a8 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc8379-dma", "fsl,elo-dma";
			reg = <0x82a8 4>;
			ranges = <0 0x8100 0x1a8>;
			interrupt-parent = <&ipic>;
			interrupts = <71 8>;
			cell-index = <0>;
			dma-channel@0 {
				compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel";
				reg = <0 0x80>;
212
				cell-index = <0>;
213 214 215 216 217 218
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
			dma-channel@80 {
				compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel";
				reg = <0x80 0x80>;
219
				cell-index = <1>;
220 221 222 223 224 225
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
			dma-channel@100 {
				compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel";
				reg = <0x100 0x80>;
226
				cell-index = <2>;
227 228 229 230 231 232
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
			dma-channel@180 {
				compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel";
				reg = <0x180 0x28>;
233
				cell-index = <3>;
234 235 236 237 238
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
		};

239 240 241 242 243
		usb@23000 {
			compatible = "fsl-usb2-dr";
			reg = <0x23000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
244 245
			interrupt-parent = <&ipic>;
			interrupts = <38 0x8>;
246
			phy_type = "ulpi";
247
			sleep = <&pmc 0x00c00000>;
248 249 250
		};

		enet0: ethernet@24000 {
251 252
			#address-cells = <1>;
			#size-cells = <1>;
253 254 255 256 257
			cell-index = <0>;
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <0x24000 0x1000>;
258
			ranges = <0x0 0x24000 0x1000>;
259
			local-mac-address = [ 00 00 00 00 00 00 ];
260
			interrupts = <32 0x8 33 0x8 34 0x8>;
261
			phy-connection-type = "mii";
262
			interrupt-parent = <&ipic>;
263
			tbi-handle = <&tbi0>;
264
			phy-handle = <&phy2>;
265 266
			sleep = <&pmc 0xc0000000>;
			fsl,magic-packet;
267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285

			mdio@520 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,gianfar-mdio";
				reg = <0x520 0x20>;

				phy2: ethernet-phy@2 {
					interrupt-parent = <&ipic>;
					interrupts = <17 0x8>;
					reg = <0x2>;
					device_type = "ethernet-phy";
				};

				tbi0: tbi-phy@11 {
					reg = <0x11>;
					device_type = "tbi-phy";
				};
			};
286 287 288
		};

		enet1: ethernet@25000 {
289 290
			#address-cells = <1>;
			#size-cells = <1>;
291 292 293 294 295
			cell-index = <1>;
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <0x25000 0x1000>;
296
			ranges = <0x0 0x25000 0x1000>;
297
			local-mac-address = [ 00 00 00 00 00 00 ];
298
			interrupts = <35 0x8 36 0x8 37 0x8>;
299
			phy-connection-type = "mii";
300
			interrupt-parent = <&ipic>;
301
			fixed-link = <1 1 1000 0 0>;
302
			tbi-handle = <&tbi1>;
303 304
			sleep = <&pmc 0x30000000>;
			fsl,magic-packet;
305 306 307 308 309 310 311 312 313 314 315 316

			mdio@520 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,gianfar-tbi";
				reg = <0x520 0x20>;

				tbi1: tbi-phy@11 {
					reg = <0x11>;
					device_type = "tbi-phy";
				};
			};
317 318 319 320 321
		};

		serial0: serial@4500 {
			cell-index = <0>;
			device_type = "serial";
322
			compatible = "fsl,ns16550", "ns16550";
323 324
			reg = <0x4500 0x100>;
			clock-frequency = <0>;
325 326
			interrupts = <9 0x8>;
			interrupt-parent = <&ipic>;
327 328 329 330 331
		};

		serial1: serial@4600 {
			cell-index = <1>;
			device_type = "serial";
332
			compatible = "fsl,ns16550", "ns16550";
333 334
			reg = <0x4600 0x100>;
			clock-frequency = <0>;
335 336
			interrupts = <10 0x8>;
			interrupt-parent = <&ipic>;
337 338 339
		};

		crypto@30000 {
340 341
			compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
				     "fsl,sec2.1", "fsl,sec2.0";
342
			reg = <0x30000 0x10000>;
343 344
			interrupts = <11 0x8>;
			interrupt-parent = <&ipic>;
345 346 347 348
			fsl,num-channels = <4>;
			fsl,channel-fifo-len = <24>;
			fsl,exec-units-mask = <0x9fe>;
			fsl,descriptor-types-mask = <0x3ab0ebf>;
349
			sleep = <&pmc 0x03000000>;
350 351
		};

352 353 354
		sata@18000 {
			compatible = "fsl,mpc8379-sata", "fsl,pq-sata";
			reg = <0x18000 0x1000>;
355 356
			interrupts = <44 0x8>;
			interrupt-parent = <&ipic>;
357
			sleep = <&pmc 0x000000c0>;
358 359 360 361 362
		};

		sata@19000 {
			compatible = "fsl,mpc8379-sata", "fsl,pq-sata";
			reg = <0x19000 0x1000>;
363 364
			interrupts = <45 0x8>;
			interrupt-parent = <&ipic>;
365
			sleep = <&pmc 0x00000030>;
366 367 368 369 370
		};

		sata@1a000 {
			compatible = "fsl,mpc8379-sata", "fsl,pq-sata";
			reg = <0x1a000 0x1000>;
371 372
			interrupts = <46 0x8>;
			interrupt-parent = <&ipic>;
373
			sleep = <&pmc 0x0000000c>;
374 375 376 377 378
		};

		sata@1b000 {
			compatible = "fsl,mpc8379-sata", "fsl,pq-sata";
			reg = <0x1b000 0x1000>;
379 380
			interrupts = <47 0x8>;
			interrupt-parent = <&ipic>;
381
			sleep = <&pmc 0x00000003>;
382 383 384 385 386 387 388 389 390 391 392 393 394 395 396
		};

		/* IPIC
		 * interrupts cell = <intr #, sense>
		 * sense values match linux IORESOURCE_IRQ_* defines:
		 * sense == 8: Level, low assertion
		 * sense == 2: Edge, high-to-low change
		 */
		ipic: interrupt-controller@700 {
			compatible = "fsl,ipic";
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
			reg = <0x700 0x100>;
		};
397 398 399 400 401 402 403

		pmc: power@b00 {
			compatible = "fsl,mpc8379-pmc", "fsl,mpc8349-pmc";
			reg = <0xb00 0x100 0xa00 0x100>;
			interrupts = <80 0x8>;
			interrupt-parent = <&ipic>;
		};
404 405 406 407 408 409 410 411
	};

	pci0: pci@e0008500 {
		interrupt-map-mask = <0xf800 0 0 7>;
		interrupt-map = <
				/* IRQ5 = 21 = 0x15, IRQ6 = 0x16, IRQ7 = 23 = 0x17 */

				/* IDSEL AD14 IRQ6 inta */
412
				 0x7000 0x0 0x0 0x1 &ipic 22 0x8
413 414

				/* IDSEL AD15 IRQ5 inta, IRQ6 intb, IRQ7 intd */
415 416 417
				 0x7800 0x0 0x0 0x1 &ipic 21 0x8
				 0x7800 0x0 0x0 0x2 &ipic 22 0x8
				 0x7800 0x0 0x0 0x4 &ipic 23 0x8
418 419

				/* IDSEL AD28 IRQ7 inta, IRQ5 intb IRQ6 intc*/
420 421 422 423 424 425 426 427
				 0xE000 0x0 0x0 0x1 &ipic 23 0x8
				 0xE000 0x0 0x0 0x2 &ipic 21 0x8
				 0xE000 0x0 0x0 0x3 &ipic 22 0x8>;
		interrupt-parent = <&ipic>;
		interrupts = <66 0x8>;
		bus-range = <0x0 0x0>;
		ranges = <0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000
		          0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000
428
		          0x01000000 0x0 0x00000000 0xe0300000 0x0 0x00100000>;
429
		sleep = <&pmc 0x00010000>;
430 431 432 433
		clock-frequency = <66666666>;
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
434 435
		reg = <0xe0008500 0x100		/* internal registers */
		       0xe0008300 0x8>;		/* config space access registers */
436 437 438
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
	};
439 440 441 442 443 444 445 446 447 448 449 450 451 452

	leds {
		compatible = "gpio-leds";

		pwr {
			gpios = <&mcu_pio 0 0>;
			default-state = "on";
		};

		hdd {
			gpios = <&mcu_pio 1 0>;
			linux,default-trigger = "ide-disk";
		};
	};
453
};