mpc85xx_ads.c 6.6 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/*
 * MPC85xx setup and early boot code plus other random bits.
 *
 * Maintained by Kumar Gala (see MAINTAINERS for contact information)
 *
 * Copyright 2005 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/stddef.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/kdev_t.h>
#include <linux/delay.h>
#include <linux/seq_file.h>
20
#include <linux/of_platform.h>
21 22 23 24 25 26 27 28 29 30

#include <asm/system.h>
#include <asm/time.h>
#include <asm/machdep.h>
#include <asm/pci-bridge.h>
#include <asm/mpic.h>
#include <mm/mmu_decl.h>
#include <asm/udbg.h>

#include <sysdev/fsl_soc.h>
31
#include <sysdev/fsl_pci.h>
32

33 34 35 36 37
#ifdef CONFIG_CPM2
#include <asm/cpm2.h>
#include <sysdev/cpm2_pic.h>
#endif

38
#ifdef CONFIG_PCI
39 40
static int mpc85xx_exclude_device(struct pci_controller *hose,
				   u_char bus, u_char devfn)
41 42 43 44 45 46 47 48
{
	if (bus == 0 && PCI_SLOT(devfn) == 0)
		return PCIBIOS_DEVICE_NOT_FOUND;
	else
		return PCIBIOS_SUCCESSFUL;
}
#endif /* CONFIG_PCI */

49 50
#ifdef CONFIG_CPM2

O
Olaf Hering 已提交
51
static void cpm2_cascade(unsigned int irq, struct irq_desc *desc)
52 53 54
{
	int cascade_irq;

55
	while ((cascade_irq = cpm2_get_irq()) >= 0)
56
		generic_handle_irq(cascade_irq);
57

58 59 60 61
	desc->chip->eoi(irq);
}

#endif /* CONFIG_CPM2 */
62

63
static void __init mpc85xx_ads_pic_init(void)
64
{
65 66 67
	struct mpic *mpic;
	struct resource r;
	struct device_node *np = NULL;
68 69 70
#ifdef CONFIG_CPM2
	int irq;
#endif
71 72

	np = of_find_node_by_type(np, "open-pic");
73
	if (!np) {
74 75 76 77
		printk(KERN_ERR "Could not find open-pic node\n");
		return;
	}

78
	if (of_address_to_resource(np, 0, &r)) {
79 80 81 82 83 84 85
		printk(KERN_ERR "Could not map mpic register space\n");
		of_node_put(np);
		return;
	}

	mpic = mpic_alloc(np, r.start,
			MPIC_PRIMARY | MPIC_WANTS_RESET | MPIC_BIG_ENDIAN,
86
			0, 256, " OpenPIC  ");
87 88 89 90
	BUG_ON(mpic == NULL);
	of_node_put(np);

	mpic_init(mpic);
91 92 93

#ifdef CONFIG_CPM2
	/* Setup CPM2 PIC */
94
	np = of_find_compatible_node(NULL, NULL, "fsl,cpm2-pic");
95
	if (np == NULL) {
96 97
		printk(KERN_ERR "PIC init: can not find fsl,cpm2-pic node\n");
		return;
98 99 100 101
	}
	irq = irq_of_parse_and_map(np, 0);

	cpm2_pic_init(np);
102
	of_node_put(np);
103 104
	set_irq_chained_handler(irq, cpm2_cascade);
#endif
105 106 107 108 109
}

/*
 * Setup the architecture
 */
110
#ifdef CONFIG_CPM2
111 112 113 114
struct cpm_pin {
	int port, pin, flags;
};

115
static const struct cpm_pin mpc8560_ads_pins[] = {
116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163
	/* SCC1 */
	{3, 29, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{3, 30, CPM_PIN_OUTPUT | CPM_PIN_SECONDARY},
	{3, 31, CPM_PIN_INPUT | CPM_PIN_PRIMARY},

	/* SCC2 */
	{3, 26, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{3, 27, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{3, 28, CPM_PIN_INPUT | CPM_PIN_PRIMARY},

	/* FCC2 */
	{1, 18, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 19, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 20, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 21, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 22, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 23, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 24, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 25, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 26, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 27, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 28, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 29, CPM_PIN_OUTPUT | CPM_PIN_SECONDARY},
	{1, 30, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 31, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{2, 18, CPM_PIN_INPUT | CPM_PIN_PRIMARY}, /* CLK14 */
	{2, 19, CPM_PIN_INPUT | CPM_PIN_PRIMARY}, /* CLK13 */

	/* FCC3 */
	{1, 4, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 5, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 6, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 7, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 8, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 9, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 10, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 11, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 12, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 13, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 14, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 15, CPM_PIN_OUTPUT | CPM_PIN_PRIMARY},
	{1, 16, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{1, 17, CPM_PIN_INPUT | CPM_PIN_PRIMARY},
	{2, 16, CPM_PIN_INPUT | CPM_PIN_SECONDARY}, /* CLK16 */
	{2, 17, CPM_PIN_INPUT | CPM_PIN_SECONDARY}, /* CLK15 */
};

static void __init init_ioports(void)
164
{
165 166 167
	int i;

	for (i = 0; i < ARRAY_SIZE(mpc8560_ads_pins); i++) {
K
Kumar Gala 已提交
168
		const struct cpm_pin *pin = &mpc8560_ads_pins[i];
169
		cpm2_set_pin(pin->port, pin->pin, pin->flags);
170
	}
171

172 173 174 175 176 177 178 179
	cpm2_clk_setup(CPM_CLK_SCC1, CPM_BRG1, CPM_CLK_RX);
	cpm2_clk_setup(CPM_CLK_SCC1, CPM_BRG1, CPM_CLK_TX);
	cpm2_clk_setup(CPM_CLK_SCC2, CPM_BRG2, CPM_CLK_RX);
	cpm2_clk_setup(CPM_CLK_SCC2, CPM_BRG2, CPM_CLK_TX);
	cpm2_clk_setup(CPM_CLK_FCC2, CPM_CLK13, CPM_CLK_RX);
	cpm2_clk_setup(CPM_CLK_FCC2, CPM_CLK14, CPM_CLK_TX);
	cpm2_clk_setup(CPM_CLK_FCC3, CPM_CLK15, CPM_CLK_RX);
	cpm2_clk_setup(CPM_CLK_FCC3, CPM_CLK16, CPM_CLK_TX);
180 181 182
}
#endif

183
static void __init mpc85xx_ads_setup_arch(void)
184
{
185
#ifdef CONFIG_PCI
186
	struct device_node *np;
187
#endif
188 189 190 191

	if (ppc_md.progress)
		ppc_md.progress("mpc85xx_ads_setup_arch()", 0);

192 193
#ifdef CONFIG_CPM2
	cpm2_reset();
194
	init_ioports();
195 196
#endif

197
#ifdef CONFIG_PCI
198
	for_each_compatible_node(np, "pci", "fsl,mpc8540-pci")
199
		fsl_add_bridge(np, 1);
200

201 202
	ppc_md.pci_exclude_device = mpc85xx_exclude_device;
#endif
203 204
}

205
static void mpc85xx_ads_show_cpuinfo(struct seq_file *m)
206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225
{
	uint pvid, svid, phid1;
	uint memsize = total_memory;

	pvid = mfspr(SPRN_PVR);
	svid = mfspr(SPRN_SVR);

	seq_printf(m, "Vendor\t\t: Freescale Semiconductor\n");
	seq_printf(m, "Machine\t\t: mpc85xx\n");
	seq_printf(m, "PVR\t\t: 0x%x\n", pvid);
	seq_printf(m, "SVR\t\t: 0x%x\n", svid);

	/* Display cpu Pll setting */
	phid1 = mfspr(SPRN_HID1);
	seq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));

	/* Display the amount of memory */
	seq_printf(m, "Memory\t\t: %d MB\n", memsize / (1024 * 1024));
}

226 227 228 229 230 231 232 233 234 235 236
static struct of_device_id __initdata of_bus_ids[] = {
	{ .name = "soc", },
	{ .type = "soc", },
	{ .name = "cpm", },
	{ .name = "localbus", },
	{},
};

static int __init declare_of_platform_devices(void)
{
	of_platform_bus_probe(NULL, of_bus_ids, NULL);
237

238 239
	return 0;
}
240
machine_device_initcall(mpc85xx_ads, declare_of_platform_devices);
241

242 243 244 245
/*
 * Called very early, device-tree isn't unflattened
 */
static int __init mpc85xx_ads_probe(void)
246
{
247 248 249
        unsigned long root = of_get_flat_dt_root();

        return of_flat_dt_is_compatible(root, "MPC85xxADS");
250
}
251 252 253 254 255 256 257 258

define_machine(mpc85xx_ads) {
	.name			= "MPC85xx ADS",
	.probe			= mpc85xx_ads_probe,
	.setup_arch		= mpc85xx_ads_setup_arch,
	.init_IRQ		= mpc85xx_ads_pic_init,
	.show_cpuinfo		= mpc85xx_ads_show_cpuinfo,
	.get_irq		= mpic_get_irq,
259
	.restart		= fsl_rstcr_restart,
260 261 262
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
};