Kconfig 1.7 KB
Newer Older
1 2 3 4
config IRQCHIP
	def_bool y
	depends on OF_IRQ

5 6 7 8 9 10 11 12
config ARM_GIC
	bool
	select IRQ_DOMAIN
	select MULTI_IRQ_HANDLER

config GIC_NON_BANKED
	bool

13 14 15 16 17
config ARM_NVIC
	bool
	select IRQ_DOMAIN
	select GENERIC_IRQ_CHIP

18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
config ARM_VIC
	bool
	select IRQ_DOMAIN
	select MULTI_IRQ_HANDLER

config ARM_VIC_NR
	int
	default 4 if ARCH_S5PV210
	default 3 if ARCH_S5PC100
	default 2
	depends on ARM_VIC
	help
	  The maximum number of VICs available in the system, for
	  power management.

33 34 35 36 37 38 39 40 41 42 43 44 45 46
config ATMEL_AIC_IRQ
	bool
	select GENERIC_IRQ_CHIP
	select IRQ_DOMAIN
	select MULTI_IRQ_HANDLER
	select SPARSE_IRQ

config ATMEL_AIC5_IRQ
	bool
	select GENERIC_IRQ_CHIP
	select IRQ_DOMAIN
	select MULTI_IRQ_HANDLER
	select SPARSE_IRQ

47 48 49 50 51 52
config BRCMSTB_L2_IRQ
	bool
	depends on ARM
	select GENERIC_IRQ_CHIP
	select IRQ_DOMAIN

53 54 55 56
config DW_APB_ICTL
	bool
	select IRQ_DOMAIN

57 58 59 60 61
config IMGPDC_IRQ
	bool
	select GENERIC_IRQ_CHIP
	select IRQ_DOMAIN

62 63 64 65 66 67 68 69
config CLPS711X_IRQCHIP
	bool
	depends on ARCH_CLPS711X
	select IRQ_DOMAIN
	select MULTI_IRQ_HANDLER
	select SPARSE_IRQ
	default y

70 71 72 73 74
config ORION_IRQCHIP
	bool
	select IRQ_DOMAIN
	select MULTI_IRQ_HANDLER

75 76 77 78
config RENESAS_INTC_IRQPIN
	bool
	select IRQ_DOMAIN

M
Magnus Damm 已提交
79 80 81 82
config RENESAS_IRQC
	bool
	select IRQ_DOMAIN

83 84 85 86 87
config TB10X_IRQC
	bool
	select IRQ_DOMAIN
	select GENERIC_IRQ_CHIP

88 89 90 91 92 93 94 95
config VERSATILE_FPGA_IRQ
	bool
	select IRQ_DOMAIN

config VERSATILE_FPGA_IRQ_NR
       int
       default 4
       depends on VERSATILE_FPGA_IRQ
M
Max Filippov 已提交
96 97 98 99

config XTENSA_MX
	bool
	select IRQ_DOMAIN
100 101 102 103 104 105 106 107

config IRQ_CROSSBAR
	bool
	help
	  Support for a CROSSBAR ip that preceeds the main interrupt controller.
	  The primary irqchip invokes the crossbar's callback which inturn allocates
	  a free irq and configures the IP. Thus the peripheral interrupts are
	  routed to one of the free irqchip interrupt lines.