sun6i-a31.dtsi 22.5 KB
Newer Older
1 2 3 4 5
/*
 * Copyright 2013 Maxime Ripard
 *
 * Maxime Ripard <maxime.ripard@free-electrons.com>
 *
6 7 8 9
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
10
 *
M
Maxime Ripard 已提交
11
 *  a) This file is free software; you can redistribute it and/or
12 13 14 15
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
M
Maxime Ripard 已提交
16
 *     This file is distributed in the hope that it will be useful,
17 18 19 20 21
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 *     You should have received a copy of the GNU General Public
M
Maxime Ripard 已提交
22
 *     License along with this file; if not, write to the Free
23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
 *     Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
 *     MA 02110-1301 USA
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
48 49 50 51 52 53 54
 */

/include/ "skeleton.dtsi"

/ {
	interrupt-parent = <&gic>;

55 56 57 58 59 60 61
	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
62
		ethernet0 = &gmac;
63 64
	};

H
Hans de Goede 已提交
65 66 67 68 69 70 71
	chosen {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		framebuffer0-hdmi {
			compatible = "simple-framebuffer";
72
			clocks = <&pll6 0>;
H
Hans de Goede 已提交
73 74 75
			status = "disabled";
		};
	};
76

77
	cpus {
78
		enable-method = "allwinner,sun6i-a31";
79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,cortex-a7";
			device_type = "cpu";
			reg = <0>;
		};

		cpu@1 {
			compatible = "arm,cortex-a7";
			device_type = "cpu";
			reg = <1>;
		};

		cpu@2 {
			compatible = "arm,cortex-a7";
			device_type = "cpu";
			reg = <2>;
		};

		cpu@3 {
			compatible = "arm,cortex-a7";
			device_type = "cpu";
			reg = <3>;
		};
	};

	memory {
		reg = <0x40000000 0x80000000>;
	};

111 112 113 114 115 116 117 118
	pmu {
		compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
		interrupts = <0 120 4>,
			     <0 121 4>,
			     <0 122 4>,
			     <0 123 4>;
	};

119 120
	clocks {
		#address-cells = <1>;
121 122
		#size-cells = <1>;
		ranges;
123

124
		osc24M: osc24M {
125 126 127 128
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <24000000>;
		};
129

130
		osc32k: clk@0 {
131 132 133
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32768>;
134
			clock-output-names = "osc32k";
135 136
		};

137
		pll1: clk@01c20000 {
138 139 140 141
			#clock-cells = <0>;
			compatible = "allwinner,sun6i-a31-pll1-clk";
			reg = <0x01c20000 0x4>;
			clocks = <&osc24M>;
142
			clock-output-names = "pll1";
143 144
		};

145
		pll6: clk@01c20028 {
146
			#clock-cells = <1>;
147 148 149
			compatible = "allwinner,sun6i-a31-pll6-clk";
			reg = <0x01c20028 0x4>;
			clocks = <&osc24M>;
150
			clock-output-names = "pll6", "pll6x2";
151 152 153 154
		};

		cpu: cpu@01c20050 {
			#clock-cells = <0>;
155
			compatible = "allwinner,sun4i-a10-cpu-clk";
156 157 158 159 160 161 162 163 164
			reg = <0x01c20050 0x4>;

			/*
			 * PLL1 is listed twice here.
			 * While it looks suspicious, it's actually documented
			 * that way both in the datasheet and in the code from
			 * Allwinner.
			 */
			clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll1>;
165
			clock-output-names = "cpu";
166 167 168 169
		};

		axi: axi@01c20050 {
			#clock-cells = <0>;
170
			compatible = "allwinner,sun4i-a10-axi-clk";
171 172
			reg = <0x01c20050 0x4>;
			clocks = <&cpu>;
173
			clock-output-names = "axi";
174 175 176 177 178 179
		};

		ahb1_mux: ahb1_mux@01c20054 {
			#clock-cells = <0>;
			compatible = "allwinner,sun6i-a31-ahb1-mux-clk";
			reg = <0x01c20054 0x4>;
180
			clocks = <&osc32k>, <&osc24M>, <&axi>, <&pll6 0>;
181
			clock-output-names = "ahb1_mux";
182 183 184 185
		};

		ahb1: ahb1@01c20054 {
			#clock-cells = <0>;
186
			compatible = "allwinner,sun4i-a10-ahb-clk";
187 188
			reg = <0x01c20054 0x4>;
			clocks = <&ahb1_mux>;
189
			clock-output-names = "ahb1";
190 191
		};

192
		ahb1_gates: clk@01c20060 {
193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214
			#clock-cells = <1>;
			compatible = "allwinner,sun6i-a31-ahb1-gates-clk";
			reg = <0x01c20060 0x8>;
			clocks = <&ahb1>;
			clock-output-names = "ahb1_mipidsi", "ahb1_ss",
					"ahb1_dma", "ahb1_mmc0", "ahb1_mmc1",
					"ahb1_mmc2", "ahb1_mmc3", "ahb1_nand1",
					"ahb1_nand0", "ahb1_sdram",
					"ahb1_gmac", "ahb1_ts", "ahb1_hstimer",
					"ahb1_spi0", "ahb1_spi1", "ahb1_spi2",
					"ahb1_spi3", "ahb1_otg", "ahb1_ehci0",
					"ahb1_ehci1", "ahb1_ohci0",
					"ahb1_ohci1", "ahb1_ohci2", "ahb1_ve",
					"ahb1_lcd0", "ahb1_lcd1", "ahb1_csi",
					"ahb1_hdmi", "ahb1_de0", "ahb1_de1",
					"ahb1_fe0", "ahb1_fe1", "ahb1_mp",
					"ahb1_gpu", "ahb1_deu0", "ahb1_deu1",
					"ahb1_drc0", "ahb1_drc1";
		};

		apb1: apb1@01c20054 {
			#clock-cells = <0>;
215
			compatible = "allwinner,sun4i-a10-apb0-clk";
216 217
			reg = <0x01c20054 0x4>;
			clocks = <&ahb1>;
218
			clock-output-names = "apb1";
219 220
		};

221
		apb1_gates: clk@01c20068 {
222 223 224 225 226 227 228 229 230 231 232
			#clock-cells = <1>;
			compatible = "allwinner,sun6i-a31-apb1-gates-clk";
			reg = <0x01c20068 0x4>;
			clocks = <&apb1>;
			clock-output-names = "apb1_codec", "apb1_digital_mic",
					"apb1_pio", "apb1_daudio0",
					"apb1_daudio1";
		};

		apb2_mux: apb2_mux@01c20058 {
			#clock-cells = <0>;
233
			compatible = "allwinner,sun4i-a10-apb1-mux-clk";
234
			reg = <0x01c20058 0x4>;
235
			clocks = <&osc32k>, <&osc24M>, <&pll6 0>, <&pll6 0>;
236
			clock-output-names = "apb2_mux";
237 238 239 240 241 242 243
		};

		apb2: apb2@01c20058 {
			#clock-cells = <0>;
			compatible = "allwinner,sun6i-a31-apb2-div-clk";
			reg = <0x01c20058 0x4>;
			clocks = <&apb2_mux>;
244
			clock-output-names = "apb2";
245 246
		};

247
		apb2_gates: clk@01c2006c {
248 249
			#clock-cells = <1>;
			compatible = "allwinner,sun6i-a31-apb2-gates-clk";
250
			reg = <0x01c2006c 0x4>;
251 252 253 254 255 256
			clocks = <&apb2>;
			clock-output-names = "apb2_i2c0", "apb2_i2c1",
					"apb2_i2c2", "apb2_i2c3", "apb2_uart0",
					"apb2_uart1", "apb2_uart2", "apb2_uart3",
					"apb2_uart4", "apb2_uart5";
		};
257

H
Hans de Goede 已提交
258 259 260 261
		mmc0_clk: clk@01c20088 {
			#clock-cells = <0>;
			compatible = "allwinner,sun4i-a10-mod0-clk";
			reg = <0x01c20088 0x4>;
262
			clocks = <&osc24M>, <&pll6 0>;
H
Hans de Goede 已提交
263 264 265 266 267 268 269
			clock-output-names = "mmc0";
		};

		mmc1_clk: clk@01c2008c {
			#clock-cells = <0>;
			compatible = "allwinner,sun4i-a10-mod0-clk";
			reg = <0x01c2008c 0x4>;
270
			clocks = <&osc24M>, <&pll6 0>;
H
Hans de Goede 已提交
271 272 273 274 275 276 277
			clock-output-names = "mmc1";
		};

		mmc2_clk: clk@01c20090 {
			#clock-cells = <0>;
			compatible = "allwinner,sun4i-a10-mod0-clk";
			reg = <0x01c20090 0x4>;
278
			clocks = <&osc24M>, <&pll6 0>;
H
Hans de Goede 已提交
279 280 281 282 283 284 285
			clock-output-names = "mmc2";
		};

		mmc3_clk: clk@01c20094 {
			#clock-cells = <0>;
			compatible = "allwinner,sun4i-a10-mod0-clk";
			reg = <0x01c20094 0x4>;
286
			clocks = <&osc24M>, <&pll6 0>;
H
Hans de Goede 已提交
287 288 289
			clock-output-names = "mmc3";
		};

290 291
		spi0_clk: clk@01c200a0 {
			#clock-cells = <0>;
292
			compatible = "allwinner,sun4i-a10-mod0-clk";
293
			reg = <0x01c200a0 0x4>;
294
			clocks = <&osc24M>, <&pll6 0>;
295 296 297 298 299
			clock-output-names = "spi0";
		};

		spi1_clk: clk@01c200a4 {
			#clock-cells = <0>;
300
			compatible = "allwinner,sun4i-a10-mod0-clk";
301
			reg = <0x01c200a4 0x4>;
302
			clocks = <&osc24M>, <&pll6 0>;
303 304 305 306 307
			clock-output-names = "spi1";
		};

		spi2_clk: clk@01c200a8 {
			#clock-cells = <0>;
308
			compatible = "allwinner,sun4i-a10-mod0-clk";
309
			reg = <0x01c200a8 0x4>;
310
			clocks = <&osc24M>, <&pll6 0>;
311 312 313 314 315
			clock-output-names = "spi2";
		};

		spi3_clk: clk@01c200ac {
			#clock-cells = <0>;
316
			compatible = "allwinner,sun4i-a10-mod0-clk";
317
			reg = <0x01c200ac 0x4>;
318
			clocks = <&osc24M>, <&pll6 0>;
319 320
			clock-output-names = "spi3";
		};
321 322 323 324 325 326 327 328 329 330 331

		usb_clk: clk@01c200cc {
			#clock-cells = <1>;
		        #reset-cells = <1>;
			compatible = "allwinner,sun6i-a31-usb-clk";
			reg = <0x01c200cc 0x4>;
			clocks = <&osc24M>;
			clock-output-names = "usb_phy0", "usb_phy1", "usb_phy2",
					     "usb_ohci0", "usb_ohci1",
					     "usb_ohci2";
		};
332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359

		/*
		 * The following two are dummy clocks, placeholders used in the gmac_tx
		 * clock. The gmac driver will choose one parent depending on the PHY
		 * interface mode, using clk_set_rate auto-reparenting.
		 * The actual TX clock rate is not controlled by the gmac_tx clock.
		 */
		mii_phy_tx_clk: clk@1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <25000000>;
			clock-output-names = "mii_phy_tx";
		};

		gmac_int_tx_clk: clk@2 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <125000000>;
			clock-output-names = "gmac_int_tx";
		};

		gmac_tx_clk: clk@01c200d0 {
			#clock-cells = <0>;
			compatible = "allwinner,sun7i-a20-gmac-clk";
			reg = <0x01c200d0 0x4>;
			clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
			clock-output-names = "gmac_tx";
		};
360 361 362 363 364 365 366 367
	};

	soc@01c00000 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

368 369 370 371 372 373 374
		dma: dma-controller@01c02000 {
			compatible = "allwinner,sun6i-a31-dma";
			reg = <0x01c02000 0x1000>;
			interrupts = <0 50 4>;
			clocks = <&ahb1_gates 6>;
			resets = <&ahb1_rst 6>;
			#dma-cells = <1>;
375 376 377

			/* DMA controller requires AHB1 clocked from PLL6 */
			assigned-clocks = <&ahb1_mux>;
378
			assigned-clock-parents = <&pll6 0>;
379 380
		};

381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424
		mmc0: mmc@01c0f000 {
			compatible = "allwinner,sun5i-a13-mmc";
			reg = <0x01c0f000 0x1000>;
			clocks = <&ahb1_gates 8>, <&mmc0_clk>;
			clock-names = "ahb", "mmc";
			resets = <&ahb1_rst 8>;
			reset-names = "ahb";
			interrupts = <0 60 4>;
			status = "disabled";
		};

		mmc1: mmc@01c10000 {
			compatible = "allwinner,sun5i-a13-mmc";
			reg = <0x01c10000 0x1000>;
			clocks = <&ahb1_gates 9>, <&mmc1_clk>;
			clock-names = "ahb", "mmc";
			resets = <&ahb1_rst 9>;
			reset-names = "ahb";
			interrupts = <0 61 4>;
			status = "disabled";
		};

		mmc2: mmc@01c11000 {
			compatible = "allwinner,sun5i-a13-mmc";
			reg = <0x01c11000 0x1000>;
			clocks = <&ahb1_gates 10>, <&mmc2_clk>;
			clock-names = "ahb", "mmc";
			resets = <&ahb1_rst 10>;
			reset-names = "ahb";
			interrupts = <0 62 4>;
			status = "disabled";
		};

		mmc3: mmc@01c12000 {
			compatible = "allwinner,sun5i-a13-mmc";
			reg = <0x01c12000 0x1000>;
			clocks = <&ahb1_gates 11>, <&mmc3_clk>;
			clock-names = "ahb", "mmc";
			resets = <&ahb1_rst 11>;
			reset-names = "ahb";
			interrupts = <0 63 4>;
			status = "disabled";
		};

425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492
		usbphy: phy@01c19400 {
			compatible = "allwinner,sun6i-a31-usb-phy";
			reg = <0x01c19400 0x10>,
			      <0x01c1a800 0x4>,
			      <0x01c1b800 0x4>;
			reg-names = "phy_ctrl",
				    "pmu1",
				    "pmu2";
			clocks = <&usb_clk 8>,
				 <&usb_clk 9>,
				 <&usb_clk 10>;
			clock-names = "usb0_phy",
				      "usb1_phy",
				      "usb2_phy";
			resets = <&usb_clk 0>,
				 <&usb_clk 1>,
				 <&usb_clk 2>;
			reset-names = "usb0_reset",
				      "usb1_reset",
				      "usb2_reset";
			status = "disabled";
			#phy-cells = <1>;
		};

		ehci0: usb@01c1a000 {
			compatible = "allwinner,sun6i-a31-ehci", "generic-ehci";
			reg = <0x01c1a000 0x100>;
			interrupts = <0 72 4>;
			clocks = <&ahb1_gates 26>;
			resets = <&ahb1_rst 26>;
			phys = <&usbphy 1>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci0: usb@01c1a400 {
			compatible = "allwinner,sun6i-a31-ohci", "generic-ohci";
			reg = <0x01c1a400 0x100>;
			interrupts = <0 73 4>;
			clocks = <&ahb1_gates 29>, <&usb_clk 16>;
			resets = <&ahb1_rst 29>;
			phys = <&usbphy 1>;
			phy-names = "usb";
			status = "disabled";
		};

		ehci1: usb@01c1b000 {
			compatible = "allwinner,sun6i-a31-ehci", "generic-ehci";
			reg = <0x01c1b000 0x100>;
			interrupts = <0 74 4>;
			clocks = <&ahb1_gates 27>;
			resets = <&ahb1_rst 27>;
			phys = <&usbphy 2>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci1: usb@01c1b400 {
			compatible = "allwinner,sun6i-a31-ohci", "generic-ohci";
			reg = <0x01c1b400 0x100>;
			interrupts = <0 75 4>;
			clocks = <&ahb1_gates 30>, <&usb_clk 17>;
			resets = <&ahb1_rst 30>;
			phys = <&usbphy 2>;
			phy-names = "usb";
			status = "disabled";
		};

M
Maxime Ripard 已提交
493
		ohci2: usb@01c1c400 {
494 495 496 497 498 499 500 501
			compatible = "allwinner,sun6i-a31-ohci", "generic-ohci";
			reg = <0x01c1c400 0x100>;
			interrupts = <0 77 4>;
			clocks = <&ahb1_gates 31>, <&usb_clk 18>;
			resets = <&ahb1_rst 31>;
			status = "disabled";
		};

502 503 504
		pio: pinctrl@01c20800 {
			compatible = "allwinner,sun6i-a31-pinctrl";
			reg = <0x01c20800 0x400>;
505 506 507 508
			interrupts = <0 11 4>,
				     <0 15 4>,
				     <0 16 4>,
				     <0 17 4>;
509
			clocks = <&apb1_gates 5>;
510 511
			gpio-controller;
			interrupt-controller;
512
			#interrupt-cells = <2>;
513 514
			#size-cells = <0>;
			#gpio-cells = <3>;
515 516 517 518 519 520 521

			uart0_pins_a: uart0@0 {
				allwinner,pins = "PH20", "PH21";
				allwinner,function = "uart0";
				allwinner,drive = <0>;
				allwinner,pull = <0>;
			};
522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542

			i2c0_pins_a: i2c0@0 {
				allwinner,pins = "PH14", "PH15";
				allwinner,function = "i2c0";
				allwinner,drive = <0>;
				allwinner,pull = <0>;
			};

			i2c1_pins_a: i2c1@0 {
				allwinner,pins = "PH16", "PH17";
				allwinner,function = "i2c1";
				allwinner,drive = <0>;
				allwinner,pull = <0>;
			};

			i2c2_pins_a: i2c2@0 {
				allwinner,pins = "PH18", "PH19";
				allwinner,function = "i2c2";
				allwinner,drive = <0>;
				allwinner,pull = <0>;
			};
543 544 545 546 547 548 549

			mmc0_pins_a: mmc0@0 {
				allwinner,pins = "PF0","PF1","PF2","PF3","PF4","PF5";
				allwinner,function = "mmc0";
				allwinner,drive = <2>;
				allwinner,pull = <0>;
			};
550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591

			gmac_pins_mii_a: gmac_mii@0 {
				allwinner,pins = "PA0", "PA1", "PA2", "PA3",
						"PA8", "PA9", "PA11",
						"PA12", "PA13", "PA14", "PA19",
						"PA20", "PA21", "PA22", "PA23",
						"PA24", "PA26", "PA27";
				allwinner,function = "gmac";
				allwinner,drive = <0>;
				allwinner,pull = <0>;
			};

			gmac_pins_gmii_a: gmac_gmii@0 {
				allwinner,pins = "PA0", "PA1", "PA2", "PA3",
						"PA4", "PA5", "PA6", "PA7",
						"PA8", "PA9", "PA10", "PA11",
						"PA12", "PA13", "PA14",	"PA15",
						"PA16", "PA17", "PA18", "PA19",
						"PA20", "PA21", "PA22", "PA23",
						"PA24", "PA25", "PA26", "PA27";
				allwinner,function = "gmac";
				/*
				 * data lines in GMII mode run at 125MHz and
				 * might need a higher signal drive strength
				 */
				allwinner,drive = <2>;
				allwinner,pull = <0>;
			};

			gmac_pins_rgmii_a: gmac_rgmii@0 {
				allwinner,pins = "PA0", "PA1", "PA2", "PA3",
						"PA9", "PA10", "PA11",
						"PA12", "PA13", "PA14", "PA19",
						"PA20", "PA25", "PA26", "PA27";
				allwinner,function = "gmac";
				/*
				 * data lines in RGMII mode use DDR mode
				 * and need a higher signal drive strength
				 */
				allwinner,drive = <3>;
				allwinner,pull = <0>;
			};
592 593
		};

594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611
		ahb1_rst: reset@01c202c0 {
			#reset-cells = <1>;
			compatible = "allwinner,sun6i-a31-ahb1-reset";
			reg = <0x01c202c0 0xc>;
		};

		apb1_rst: reset@01c202d0 {
			#reset-cells = <1>;
			compatible = "allwinner,sun6i-a31-clock-reset";
			reg = <0x01c202d0 0x4>;
		};

		apb2_rst: reset@01c202d8 {
			#reset-cells = <1>;
			compatible = "allwinner,sun6i-a31-clock-reset";
			reg = <0x01c202d8 0x4>;
		};

612
		timer@01c20c00 {
613
			compatible = "allwinner,sun4i-a10-timer";
614
			reg = <0x01c20c00 0xa0>;
615 616 617 618 619
			interrupts = <0 18 4>,
				     <0 19 4>,
				     <0 20 4>,
				     <0 21 4>,
				     <0 22 4>;
620
			clocks = <&osc24M>;
621 622 623
		};

		wdt1: watchdog@01c20ca0 {
624
			compatible = "allwinner,sun6i-a31-wdt";
625 626 627 628 629 630
			reg = <0x01c20ca0 0x20>;
		};

		uart0: serial@01c28000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28000 0x400>;
631
			interrupts = <0 0 4>;
632 633
			reg-shift = <2>;
			reg-io-width = <4>;
634
			clocks = <&apb2_gates 16>;
635
			resets = <&apb2_rst 16>;
636 637
			dmas = <&dma 6>, <&dma 6>;
			dma-names = "rx", "tx";
638 639 640 641 642 643
			status = "disabled";
		};

		uart1: serial@01c28400 {
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28400 0x400>;
644
			interrupts = <0 1 4>;
645 646
			reg-shift = <2>;
			reg-io-width = <4>;
647
			clocks = <&apb2_gates 17>;
648
			resets = <&apb2_rst 17>;
649 650
			dmas = <&dma 7>, <&dma 7>;
			dma-names = "rx", "tx";
651 652 653 654 655 656
			status = "disabled";
		};

		uart2: serial@01c28800 {
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28800 0x400>;
657
			interrupts = <0 2 4>;
658 659
			reg-shift = <2>;
			reg-io-width = <4>;
660
			clocks = <&apb2_gates 18>;
661
			resets = <&apb2_rst 18>;
662 663
			dmas = <&dma 8>, <&dma 8>;
			dma-names = "rx", "tx";
664 665 666 667 668 669
			status = "disabled";
		};

		uart3: serial@01c28c00 {
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28c00 0x400>;
670
			interrupts = <0 3 4>;
671 672
			reg-shift = <2>;
			reg-io-width = <4>;
673
			clocks = <&apb2_gates 19>;
674
			resets = <&apb2_rst 19>;
675 676
			dmas = <&dma 9>, <&dma 9>;
			dma-names = "rx", "tx";
677 678 679 680 681 682
			status = "disabled";
		};

		uart4: serial@01c29000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x01c29000 0x400>;
683
			interrupts = <0 4 4>;
684 685
			reg-shift = <2>;
			reg-io-width = <4>;
686
			clocks = <&apb2_gates 20>;
687
			resets = <&apb2_rst 20>;
688 689
			dmas = <&dma 10>, <&dma 10>;
			dma-names = "rx", "tx";
690 691 692 693 694 695
			status = "disabled";
		};

		uart5: serial@01c29400 {
			compatible = "snps,dw-apb-uart";
			reg = <0x01c29400 0x400>;
696
			interrupts = <0 5 4>;
697 698
			reg-shift = <2>;
			reg-io-width = <4>;
699
			clocks = <&apb2_gates 21>;
700
			resets = <&apb2_rst 21>;
701 702
			dmas = <&dma 22>, <&dma 22>;
			dma-names = "rx", "tx";
703 704 705
			status = "disabled";
		};

706 707 708 709 710 711 712
		i2c0: i2c@01c2ac00 {
			compatible = "allwinner,sun6i-a31-i2c";
			reg = <0x01c2ac00 0x400>;
			interrupts = <0 6 4>;
			clocks = <&apb2_gates 0>;
			resets = <&apb2_rst 0>;
			status = "disabled";
713 714
			#address-cells = <1>;
			#size-cells = <0>;
715 716 717 718 719 720 721 722 723
		};

		i2c1: i2c@01c2b000 {
			compatible = "allwinner,sun6i-a31-i2c";
			reg = <0x01c2b000 0x400>;
			interrupts = <0 7 4>;
			clocks = <&apb2_gates 1>;
			resets = <&apb2_rst 1>;
			status = "disabled";
724 725
			#address-cells = <1>;
			#size-cells = <0>;
726 727 728 729 730 731 732 733 734
		};

		i2c2: i2c@01c2b400 {
			compatible = "allwinner,sun6i-a31-i2c";
			reg = <0x01c2b400 0x400>;
			interrupts = <0 8 4>;
			clocks = <&apb2_gates 2>;
			resets = <&apb2_rst 2>;
			status = "disabled";
735 736
			#address-cells = <1>;
			#size-cells = <0>;
737 738 739 740 741 742 743 744 745
		};

		i2c3: i2c@01c2b800 {
			compatible = "allwinner,sun6i-a31-i2c";
			reg = <0x01c2b800 0x400>;
			interrupts = <0 9 4>;
			clocks = <&apb2_gates 3>;
			resets = <&apb2_rst 3>;
			status = "disabled";
746 747
			#address-cells = <1>;
			#size-cells = <0>;
748 749
		};

750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766
		gmac: ethernet@01c30000 {
			compatible = "allwinner,sun7i-a20-gmac";
			reg = <0x01c30000 0x1054>;
			interrupts = <0 82 4>;
			interrupt-names = "macirq";
			clocks = <&ahb1_gates 17>, <&gmac_tx_clk>;
			clock-names = "stmmaceth", "allwinner_gmac_tx";
			resets = <&ahb1_rst 17>;
			reset-names = "stmmaceth";
			snps,pbl = <2>;
			snps,fixed-burst;
			snps,force_sf_dma_mode;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

767 768 769 770 771 772 773 774 775 776 777
		timer@01c60000 {
			compatible = "allwinner,sun6i-a31-hstimer", "allwinner,sun7i-a20-hstimer";
			reg = <0x01c60000 0x1000>;
			interrupts = <0 51 4>,
				     <0 52 4>,
				     <0 53 4>,
				     <0 54 4>;
			clocks = <&ahb1_gates 19>;
			resets = <&ahb1_rst 19>;
		};

778 779 780 781 782 783
		spi0: spi@01c68000 {
			compatible = "allwinner,sun6i-a31-spi";
			reg = <0x01c68000 0x1000>;
			interrupts = <0 65 4>;
			clocks = <&ahb1_gates 20>, <&spi0_clk>;
			clock-names = "ahb", "mod";
784 785
			dmas = <&dma 23>, <&dma 23>;
			dma-names = "rx", "tx";
786 787 788 789 790 791 792 793 794 795
			resets = <&ahb1_rst 20>;
			status = "disabled";
		};

		spi1: spi@01c69000 {
			compatible = "allwinner,sun6i-a31-spi";
			reg = <0x01c69000 0x1000>;
			interrupts = <0 66 4>;
			clocks = <&ahb1_gates 21>, <&spi1_clk>;
			clock-names = "ahb", "mod";
796 797
			dmas = <&dma 24>, <&dma 24>;
			dma-names = "rx", "tx";
798 799 800 801 802 803 804 805 806 807
			resets = <&ahb1_rst 21>;
			status = "disabled";
		};

		spi2: spi@01c6a000 {
			compatible = "allwinner,sun6i-a31-spi";
			reg = <0x01c6a000 0x1000>;
			interrupts = <0 67 4>;
			clocks = <&ahb1_gates 22>, <&spi2_clk>;
			clock-names = "ahb", "mod";
808 809
			dmas = <&dma 25>, <&dma 25>;
			dma-names = "rx", "tx";
810 811 812 813 814 815 816 817 818 819
			resets = <&ahb1_rst 22>;
			status = "disabled";
		};

		spi3: spi@01c6b000 {
			compatible = "allwinner,sun6i-a31-spi";
			reg = <0x01c6b000 0x1000>;
			interrupts = <0 68 4>;
			clocks = <&ahb1_gates 23>, <&spi3_clk>;
			clock-names = "ahb", "mod";
820 821
			dmas = <&dma 26>, <&dma 26>;
			dma-names = "rx", "tx";
822 823 824 825
			resets = <&ahb1_rst 23>;
			status = "disabled";
		};

826 827 828 829 830 831 832 833 834 835
		gic: interrupt-controller@01c81000 {
			compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
			reg = <0x01c81000 0x1000>,
			      <0x01c82000 0x1000>,
			      <0x01c84000 0x2000>,
			      <0x01c86000 0x2000>;
			interrupt-controller;
			#interrupt-cells = <3>;
			interrupts = <1 9 0xf04>;
		};
836

837 838 839 840 841 842
		rtc: rtc@01f00000 {
			compatible = "allwinner,sun6i-a31-rtc";
			reg = <0x01f00000 0x54>;
			interrupts = <0 40 4>, <0 41 4>;
		};

843 844 845 846 847 848 849 850
		nmi_intc: interrupt-controller@01f00c0c {
			compatible = "allwinner,sun6i-a31-sc-nmi";
			interrupt-controller;
			#interrupt-cells = <2>;
			reg = <0x01f00c0c 0x38>;
			interrupts = <0 32 4>;
		};

851 852 853
		prcm@01f01400 {
			compatible = "allwinner,sun6i-a31-prcm";
			reg = <0x01f01400 0x200>;
854 855 856 857

			ar100: ar100_clk {
				compatible = "allwinner,sun6i-a31-ar100-clk";
				#clock-cells = <0>;
858
				clocks = <&osc32k>, <&osc24M>, <&pll6 0>, <&pll6 0>;
859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891
				clock-output-names = "ar100";
			};

			ahb0: ahb0_clk {
				compatible = "fixed-factor-clock";
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
				clocks = <&ar100>;
				clock-output-names = "ahb0";
			};

			apb0: apb0_clk {
				compatible = "allwinner,sun6i-a31-apb0-clk";
				#clock-cells = <0>;
				clocks = <&ahb0>;
				clock-output-names = "apb0";
			};

			apb0_gates: apb0_gates_clk {
				compatible = "allwinner,sun6i-a31-apb0-gates-clk";
				#clock-cells = <1>;
				clocks = <&apb0>;
				clock-output-names = "apb0_pio", "apb0_ir",
						"apb0_timer", "apb0_p2wi",
						"apb0_uart", "apb0_1wire",
						"apb0_i2c";
			};

			apb0_rst: apb0_rst {
				compatible = "allwinner,sun6i-a31-clock-reset";
				#reset-cells = <1>;
			};
892 893
		};

894 895 896 897
		cpucfg@01f01c00 {
			compatible = "allwinner,sun6i-a31-cpuconfig";
			reg = <0x01f01c00 0x300>;
		};
898 899 900 901 902 903 904 905 906 907

		r_pio: pinctrl@01f02c00 {
			compatible = "allwinner,sun6i-a31-r-pinctrl";
			reg = <0x01f02c00 0x400>;
			interrupts = <0 45 4>,
				     <0 46 4>;
			clocks = <&apb0_gates 0>;
			resets = <&apb0_rst 0>;
			gpio-controller;
			interrupt-controller;
908
			#interrupt-cells = <2>;
909 910 911
			#size-cells = <0>;
			#gpio-cells = <3>;
		};
912 913
	};
};