r8a7790.dtsi 45.1 KB
Newer Older
1 2 3
/*
 * Device Tree Source for the r8a7790 SoC
 *
4
 * Copyright (C) 2015 Renesas Electronics Corporation
5 6
 * Copyright (C) 2013-2014 Renesas Solutions Corp.
 * Copyright (C) 2014 Cogent Embedded Inc.
7 8 9 10 11 12
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

13
#include <dt-bindings/clock/r8a7790-cpg-mssr.h>
14 15
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
16
#include <dt-bindings/power/r8a7790-sysc.h>
17

18 19 20
/ {
	compatible = "renesas,r8a7790";
	interrupt-parent = <&gic>;
21 22
	#address-cells = <2>;
	#size-cells = <2>;
23

24 25 26 27 28
	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
29 30 31 32
		i2c4 = &iic0;
		i2c5 = &iic1;
		i2c6 = &iic2;
		i2c7 = &iic3;
33
		spi0 = &qspi;
34 35 36 37
		spi1 = &msiof0;
		spi2 = &msiof1;
		spi3 = &msiof2;
		spi4 = &msiof3;
38 39 40 41
		vin0 = &vin0;
		vin1 = &vin1;
		vin2 = &vin2;
		vin3 = &vin3;
42 43
	};

44 45 46
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
M
Magnus Damm 已提交
47
		enable-method = "renesas,apmu";
48 49 50 51 52 53

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0>;
			clock-frequency = <1300000000>;
54
			voltage-tolerance = <1>; /* 1% */
55
			clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
56
			clock-latency = <300000>; /* 300 us */
57
			power-domains = <&sysc R8A7790_PD_CA15_CPU0>;
58
			next-level-cache = <&L2_CA15>;
59 60 61 62 63 64 65 66

			/* kHz - uV - OPPs unknown yet */
			operating-points = <1400000 1000000>,
					   <1225000 1000000>,
					   <1050000 1000000>,
					   < 875000 1000000>,
					   < 700000 1000000>,
					   < 350000 1000000>;
67
		};
68 69 70 71 72 73

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <1>;
			clock-frequency = <1300000000>;
74
			power-domains = <&sysc R8A7790_PD_CA15_CPU1>;
75
			next-level-cache = <&L2_CA15>;
76 77 78 79 80 81 82
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <2>;
			clock-frequency = <1300000000>;
83
			power-domains = <&sysc R8A7790_PD_CA15_CPU2>;
84
			next-level-cache = <&L2_CA15>;
85 86 87 88 89 90 91
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <3>;
			clock-frequency = <1300000000>;
92
			power-domains = <&sysc R8A7790_PD_CA15_CPU3>;
93
			next-level-cache = <&L2_CA15>;
94
		};
95

96
		cpu4: cpu@100 {
97 98 99 100
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x100>;
			clock-frequency = <780000000>;
101
			power-domains = <&sysc R8A7790_PD_CA7_CPU0>;
102
			next-level-cache = <&L2_CA7>;
103 104
		};

105
		cpu5: cpu@101 {
106 107 108 109
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x101>;
			clock-frequency = <780000000>;
110
			power-domains = <&sysc R8A7790_PD_CA7_CPU1>;
111
			next-level-cache = <&L2_CA7>;
112 113
		};

114
		cpu6: cpu@102 {
115 116 117 118
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x102>;
			clock-frequency = <780000000>;
119
			power-domains = <&sysc R8A7790_PD_CA7_CPU2>;
120
			next-level-cache = <&L2_CA7>;
121 122
		};

123
		cpu7: cpu@103 {
124 125 126 127
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x103>;
			clock-frequency = <780000000>;
128
			power-domains = <&sysc R8A7790_PD_CA7_CPU3>;
129
			next-level-cache = <&L2_CA7>;
130
		};
131

132
		L2_CA15: cache-controller-0 {
133 134 135 136 137 138
			compatible = "cache";
			power-domains = <&sysc R8A7790_PD_CA15_SCU>;
			cache-unified;
			cache-level = <2>;
		};

139
		L2_CA7: cache-controller-1 {
140 141 142 143 144
			compatible = "cache";
			power-domains = <&sysc R8A7790_PD_CA7_SCU>;
			cache-unified;
			cache-level = <2>;
		};
145 146
	};

147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165
	thermal-zones {
		cpu_thermal: cpu-thermal {
			polling-delay-passive	= <0>;
			polling-delay		= <0>;

			thermal-sensors = <&thermal>;

			trips {
				cpu-crit {
					temperature	= <115000>;
					hysteresis	= <0>;
					type		= "critical";
				};
			};
			cooling-maps {
			};
		};
	};

M
Magnus Damm 已提交
166 167 168 169 170 171 172 173 174 175 176 177
	apmu@e6151000 {
		compatible = "renesas,r8a7790-apmu", "renesas,apmu";
		reg = <0 0xe6151000 0 0x188>;
		cpus = <&cpu4 &cpu5 &cpu6 &cpu7>;
	};

	apmu@e6152000 {
		compatible = "renesas,r8a7790-apmu", "renesas,apmu";
		reg = <0 0xe6152000 0 0x188>;
		cpus = <&cpu0 &cpu1 &cpu2 &cpu3>;
	};

178
	gic: interrupt-controller@f1001000 {
179
		compatible = "arm,gic-400";
180 181 182
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
183
		reg = <0 0xf1001000 0 0x1000>,
184
			<0 0xf1002000 0 0x2000>,
185 186
			<0 0xf1004000 0 0x2000>,
			<0 0xf1006000 0 0x2000>;
187
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
188
		clocks = <&cpg CPG_MOD 408>;
189 190
		clock-names = "clk";
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
191 192
	};

193
	gpio0: gpio@e6050000 {
194
		compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
195
		reg = <0 0xe6050000 0 0x50>;
196
		interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
197 198 199 200 201
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 0 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
202
		clocks = <&cpg CPG_MOD 912>;
203
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
204 205
	};

206
	gpio1: gpio@e6051000 {
207
		compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
208
		reg = <0 0xe6051000 0 0x50>;
209
		interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
210 211
		#gpio-cells = <2>;
		gpio-controller;
212
		gpio-ranges = <&pfc 0 32 30>;
213 214
		#interrupt-cells = <2>;
		interrupt-controller;
215
		clocks = <&cpg CPG_MOD 911>;
216
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
217 218
	};

219
	gpio2: gpio@e6052000 {
220
		compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
221
		reg = <0 0xe6052000 0 0x50>;
222
		interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
223 224
		#gpio-cells = <2>;
		gpio-controller;
225
		gpio-ranges = <&pfc 0 64 30>;
226 227
		#interrupt-cells = <2>;
		interrupt-controller;
228
		clocks = <&cpg CPG_MOD 910>;
229
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
230 231
	};

232
	gpio3: gpio@e6053000 {
233
		compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
234
		reg = <0 0xe6053000 0 0x50>;
235
		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
236 237 238 239 240
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 96 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
241
		clocks = <&cpg CPG_MOD 909>;
242
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
243 244
	};

245
	gpio4: gpio@e6054000 {
246
		compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
247
		reg = <0 0xe6054000 0 0x50>;
248
		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
249 250 251 252 253
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 128 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
254
		clocks = <&cpg CPG_MOD 908>;
255
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
256 257
	};

258
	gpio5: gpio@e6055000 {
259
		compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
260
		reg = <0 0xe6055000 0 0x50>;
261
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
262 263 264 265 266
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 160 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
267
		clocks = <&cpg CPG_MOD 907>;
268
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
269 270
	};

271 272 273 274
	thermal: thermal@e61f0000 {
		compatible =	"renesas,thermal-r8a7790",
				"renesas,rcar-gen2-thermal",
				"renesas,rcar-thermal";
275
		reg = <0 0xe61f0000 0 0x14>, <0 0xe61f0100 0 0x38>;
276
		interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
277
		clocks = <&cpg CPG_MOD 522>;
278
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
279
		#thermal-sensor-cells = <0>;
280 281
	};

282 283
	timer {
		compatible = "arm,armv7-timer";
284 285 286 287
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
288
	};
289

290
	cmt0: timer@ffca0000 {
291
		compatible = "renesas,cmt-48-r8a7790", "renesas,cmt-48-gen2";
292
		reg = <0 0xffca0000 0 0x1004>;
293 294
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
295
		clocks = <&cpg CPG_MOD 124>;
296
		clock-names = "fck";
297
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
298 299 300 301 302 303 304

		renesas,channels-mask = <0x60>;

		status = "disabled";
	};

	cmt1: timer@e6130000 {
305
		compatible = "renesas,cmt-48-r8a7790", "renesas,cmt-48-gen2";
306
		reg = <0 0xe6130000 0 0x1004>;
307 308 309 310 311 312 313 314
		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
315
		clocks = <&cpg CPG_MOD 329>;
316
		clock-names = "fck";
317
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
318 319 320 321 322 323

		renesas,channels-mask = <0xff>;

		status = "disabled";
	};

324
	irqc0: interrupt-controller@e61c0000 {
325
		compatible = "renesas,irqc-r8a7790", "renesas,irqc";
326 327
		#interrupt-cells = <2>;
		interrupt-controller;
328
		reg = <0 0xe61c0000 0 0x200>;
329 330 331 332
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
333
		clocks = <&cpg CPG_MOD 407>;
334
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
335
	};
336

337
	dmac0: dma-controller@e6700000 {
338
		compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
339
		reg = <0 0xe6700000 0 0x20000>;
340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355
		interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;
356 357 358 359 360
		interrupt-names = "error",
				"ch0", "ch1", "ch2", "ch3",
				"ch4", "ch5", "ch6", "ch7",
				"ch8", "ch9", "ch10", "ch11",
				"ch12", "ch13", "ch14";
361
		clocks = <&cpg CPG_MOD 219>;
362
		clock-names = "fck";
363
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
364 365 366 367 368
		#dma-cells = <1>;
		dma-channels = <15>;
	};

	dmac1: dma-controller@e6720000 {
369
		compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
370
		reg = <0 0xe6720000 0 0x20000>;
371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>;
387 388 389 390 391
		interrupt-names = "error",
				"ch0", "ch1", "ch2", "ch3",
				"ch4", "ch5", "ch6", "ch7",
				"ch8", "ch9", "ch10", "ch11",
				"ch12", "ch13", "ch14";
392
		clocks = <&cpg CPG_MOD 218>;
393
		clock-names = "fck";
394
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
395 396 397
		#dma-cells = <1>;
		dma-channels = <15>;
	};
398 399

	audma0: dma-controller@ec700000 {
400
		compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
401
		reg = <0 0xec700000 0 0x10000>;
402 403 404 405 406 407 408 409 410 411 412 413 414 415
		interrupts =	<GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>;
416 417 418 419 420
		interrupt-names = "error",
				"ch0", "ch1", "ch2", "ch3",
				"ch4", "ch5", "ch6", "ch7",
				"ch8", "ch9", "ch10", "ch11",
				"ch12";
421
		clocks = <&cpg CPG_MOD 502>;
422
		clock-names = "fck";
423
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
424 425 426 427 428
		#dma-cells = <1>;
		dma-channels = <13>;
	};

	audma1: dma-controller@ec720000 {
429
		compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
430
		reg = <0 0xec720000 0 0x10000>;
431 432 433 434 435 436 437 438 439 440 441 442 443 444
		interrupts =	<GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH
				 GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;
445 446 447 448 449
		interrupt-names = "error",
				"ch0", "ch1", "ch2", "ch3",
				"ch4", "ch5", "ch6", "ch7",
				"ch8", "ch9", "ch10", "ch11",
				"ch12";
450
		clocks = <&cpg CPG_MOD 501>;
451
		clock-names = "fck";
452
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
453 454 455 456
		#dma-cells = <1>;
		dma-channels = <13>;
	};

457
	usb_dmac0: dma-controller@e65a0000 {
458
		compatible = "renesas,r8a7790-usb-dmac", "renesas,usb-dmac";
459
		reg = <0 0xe65a0000 0 0x100>;
460 461
		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
462
		interrupt-names = "ch0", "ch1";
463
		clocks = <&cpg CPG_MOD 330>;
464
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
465 466 467 468 469
		#dma-cells = <1>;
		dma-channels = <2>;
	};

	usb_dmac1: dma-controller@e65b0000 {
470
		compatible = "renesas,r8a7790-usb-dmac", "renesas,usb-dmac";
471
		reg = <0 0xe65b0000 0 0x100>;
472 473
		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
			      GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
474
		interrupt-names = "ch0", "ch1";
475
		clocks = <&cpg CPG_MOD 331>;
476
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
477 478 479 480
		#dma-cells = <1>;
		dma-channels = <2>;
	};

481 482 483
	i2c0: i2c@e6508000 {
		#address-cells = <1>;
		#size-cells = <0>;
484
		compatible = "renesas,i2c-r8a7790", "renesas,rcar-gen2-i2c";
485
		reg = <0 0xe6508000 0 0x40>;
486
		interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
487
		clocks = <&cpg CPG_MOD 931>;
488
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
489
		i2c-scl-internal-delay-ns = <110>;
490 491 492 493 494 495
		status = "disabled";
	};

	i2c1: i2c@e6518000 {
		#address-cells = <1>;
		#size-cells = <0>;
496
		compatible = "renesas,i2c-r8a7790", "renesas,rcar-gen2-i2c";
497
		reg = <0 0xe6518000 0 0x40>;
498
		interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
499
		clocks = <&cpg CPG_MOD 930>;
500
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
501
		i2c-scl-internal-delay-ns = <6>;
502 503 504 505 506 507
		status = "disabled";
	};

	i2c2: i2c@e6530000 {
		#address-cells = <1>;
		#size-cells = <0>;
508
		compatible = "renesas,i2c-r8a7790", "renesas,rcar-gen2-i2c";
509
		reg = <0 0xe6530000 0 0x40>;
510
		interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
511
		clocks = <&cpg CPG_MOD 929>;
512
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
513
		i2c-scl-internal-delay-ns = <6>;
514 515 516 517 518 519
		status = "disabled";
	};

	i2c3: i2c@e6540000 {
		#address-cells = <1>;
		#size-cells = <0>;
520
		compatible = "renesas,i2c-r8a7790", "renesas,rcar-gen2-i2c";
521
		reg = <0 0xe6540000 0 0x40>;
522
		interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
523
		clocks = <&cpg CPG_MOD 928>;
524
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
525
		i2c-scl-internal-delay-ns = <110>;
526 527 528
		status = "disabled";
	};

529 530 531
	iic0: i2c@e6500000 {
		#address-cells = <1>;
		#size-cells = <0>;
532 533
		compatible = "renesas,iic-r8a7790", "renesas,rcar-gen2-iic",
			     "renesas,rmobile-iic";
534
		reg = <0 0xe6500000 0 0x425>;
535
		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
536
		clocks = <&cpg CPG_MOD 318>;
537 538 539
		dmas = <&dmac0 0x61>, <&dmac0 0x62>,
		       <&dmac1 0x61>, <&dmac1 0x62>;
		dma-names = "tx", "rx", "tx", "rx";
540
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
541 542 543 544 545 546
		status = "disabled";
	};

	iic1: i2c@e6510000 {
		#address-cells = <1>;
		#size-cells = <0>;
547 548
		compatible = "renesas,iic-r8a7790", "renesas,rcar-gen2-iic",
			     "renesas,rmobile-iic";
549
		reg = <0 0xe6510000 0 0x425>;
550
		interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
551
		clocks = <&cpg CPG_MOD 323>;
552 553 554
		dmas = <&dmac0 0x65>, <&dmac0 0x66>,
		       <&dmac1 0x65>, <&dmac1 0x66>;
		dma-names = "tx", "rx", "tx", "rx";
555
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
556 557 558 559 560 561
		status = "disabled";
	};

	iic2: i2c@e6520000 {
		#address-cells = <1>;
		#size-cells = <0>;
562 563
		compatible = "renesas,iic-r8a7790", "renesas,rcar-gen2-iic",
			     "renesas,rmobile-iic";
564
		reg = <0 0xe6520000 0 0x425>;
565
		interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
566
		clocks = <&cpg CPG_MOD 300>;
567 568 569
		dmas = <&dmac0 0x69>, <&dmac0 0x6a>,
		       <&dmac1 0x69>, <&dmac1 0x6a>;
		dma-names = "tx", "rx", "tx", "rx";
570
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
571 572 573 574 575 576
		status = "disabled";
	};

	iic3: i2c@e60b0000 {
		#address-cells = <1>;
		#size-cells = <0>;
577 578
		compatible = "renesas,iic-r8a7790", "renesas,rcar-gen2-iic",
			     "renesas,rmobile-iic";
579
		reg = <0 0xe60b0000 0 0x425>;
580
		interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
581
		clocks = <&cpg CPG_MOD 926>;
582 583 584
		dmas = <&dmac0 0x77>, <&dmac0 0x78>,
		       <&dmac1 0x77>, <&dmac1 0x78>;
		dma-names = "tx", "rx", "tx", "rx";
585
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
586 587 588
		status = "disabled";
	};

589
	mmcif0: mmc@ee200000 {
590
		compatible = "renesas,mmcif-r8a7790", "renesas,sh-mmcif";
591
		reg = <0 0xee200000 0 0x80>;
592
		interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
593
		clocks = <&cpg CPG_MOD 315>;
594 595 596
		dmas = <&dmac0 0xd1>, <&dmac0 0xd2>,
		       <&dmac1 0xd1>, <&dmac1 0xd2>;
		dma-names = "tx", "rx", "tx", "rx";
597
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
598 599
		reg-io-width = <4>;
		status = "disabled";
600
		max-frequency = <97500000>;
601 602
	};

603
	mmcif1: mmc@ee220000 {
604
		compatible = "renesas,mmcif-r8a7790", "renesas,sh-mmcif";
605
		reg = <0 0xee220000 0 0x80>;
606
		interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
607
		clocks = <&cpg CPG_MOD 305>;
608 609 610
		dmas = <&dmac0 0xe1>, <&dmac0 0xe2>,
		       <&dmac1 0xe1>, <&dmac1 0xe2>;
		dma-names = "tx", "rx", "tx", "rx";
611
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
612 613
		reg-io-width = <4>;
		status = "disabled";
614
		max-frequency = <97500000>;
615 616
	};

617
	pfc: pin-controller@e6060000 {
618 619 620
		compatible = "renesas,pfc-r8a7790";
		reg = <0 0xe6060000 0 0x250>;
	};
621

622
	sdhi0: sd@ee100000 {
623
		compatible = "renesas,sdhi-r8a7790";
624
		reg = <0 0xee100000 0 0x328>;
625
		interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
626
		clocks = <&cpg CPG_MOD 314>;
627 628 629
		dmas = <&dmac0 0xcd>, <&dmac0 0xce>,
		       <&dmac1 0xcd>, <&dmac1 0xce>;
		dma-names = "tx", "rx", "tx", "rx";
630
		max-frequency = <195000000>;
631
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
632 633 634
		status = "disabled";
	};

635
	sdhi1: sd@ee120000 {
636
		compatible = "renesas,sdhi-r8a7790";
637
		reg = <0 0xee120000 0 0x328>;
638
		interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
639
		clocks = <&cpg CPG_MOD 313>;
640 641 642
		dmas = <&dmac0 0xc9>, <&dmac0 0xca>,
		       <&dmac1 0xc9>, <&dmac1 0xca>;
		dma-names = "tx", "rx", "tx", "rx";
643
		max-frequency = <195000000>;
644
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
645 646 647
		status = "disabled";
	};

648
	sdhi2: sd@ee140000 {
649
		compatible = "renesas,sdhi-r8a7790";
650
		reg = <0 0xee140000 0 0x100>;
651
		interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
652
		clocks = <&cpg CPG_MOD 312>;
653 654 655
		dmas = <&dmac0 0xc1>, <&dmac0 0xc2>,
		       <&dmac1 0xc1>, <&dmac1 0xc2>;
		dma-names = "tx", "rx", "tx", "rx";
656
		max-frequency = <97500000>;
657
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
658 659 660
		status = "disabled";
	};

661
	sdhi3: sd@ee160000 {
662
		compatible = "renesas,sdhi-r8a7790";
663
		reg = <0 0xee160000 0 0x100>;
664
		interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
665
		clocks = <&cpg CPG_MOD 311>;
666 667 668
		dmas = <&dmac0 0xd3>, <&dmac0 0xd4>,
		       <&dmac1 0xd3>, <&dmac1 0xd4>;
		dma-names = "tx", "rx", "tx", "rx";
669
		max-frequency = <97500000>;
670
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
671 672
		status = "disabled";
	};
673

674
	scifa0: serial@e6c40000 {
675 676
		compatible = "renesas,scifa-r8a7790",
			     "renesas,rcar-gen2-scifa", "renesas,scifa";
677
		reg = <0 0xe6c40000 0 64>;
678
		interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
679
		clocks = <&cpg CPG_MOD 204>;
680
		clock-names = "fck";
681 682 683
		dmas = <&dmac0 0x21>, <&dmac0 0x22>,
		       <&dmac1 0x21>, <&dmac1 0x22>;
		dma-names = "tx", "rx", "tx", "rx";
684
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
685 686 687 688
		status = "disabled";
	};

	scifa1: serial@e6c50000 {
689 690
		compatible = "renesas,scifa-r8a7790",
			     "renesas,rcar-gen2-scifa", "renesas,scifa";
691
		reg = <0 0xe6c50000 0 64>;
692
		interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
693
		clocks = <&cpg CPG_MOD 203>;
694
		clock-names = "fck";
695 696 697
		dmas = <&dmac0 0x25>, <&dmac0 0x26>,
		       <&dmac1 0x25>, <&dmac1 0x26>;
		dma-names = "tx", "rx", "tx", "rx";
698
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
699 700 701 702
		status = "disabled";
	};

	scifa2: serial@e6c60000 {
703 704
		compatible = "renesas,scifa-r8a7790",
			     "renesas,rcar-gen2-scifa", "renesas,scifa";
705
		reg = <0 0xe6c60000 0 64>;
706
		interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
707
		clocks = <&cpg CPG_MOD 202>;
708
		clock-names = "fck";
709 710 711
		dmas = <&dmac0 0x27>, <&dmac0 0x28>,
		       <&dmac1 0x27>, <&dmac1 0x28>;
		dma-names = "tx", "rx", "tx", "rx";
712
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
713 714 715 716
		status = "disabled";
	};

	scifb0: serial@e6c20000 {
717 718
		compatible = "renesas,scifb-r8a7790",
			     "renesas,rcar-gen2-scifb", "renesas,scifb";
719
		reg = <0 0xe6c20000 0 0x100>;
720
		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
721
		clocks = <&cpg CPG_MOD 206>;
722
		clock-names = "fck";
723 724 725
		dmas = <&dmac0 0x3d>, <&dmac0 0x3e>,
		       <&dmac1 0x3d>, <&dmac1 0x3e>;
		dma-names = "tx", "rx", "tx", "rx";
726
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
727 728 729 730
		status = "disabled";
	};

	scifb1: serial@e6c30000 {
731 732
		compatible = "renesas,scifb-r8a7790",
			     "renesas,rcar-gen2-scifb", "renesas,scifb";
733
		reg = <0 0xe6c30000 0 0x100>;
734
		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
735
		clocks = <&cpg CPG_MOD 207>;
736
		clock-names = "fck";
737 738 739
		dmas = <&dmac0 0x19>, <&dmac0 0x1a>,
		       <&dmac1 0x19>, <&dmac1 0x1a>;
		dma-names = "tx", "rx", "tx", "rx";
740
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
741 742 743 744
		status = "disabled";
	};

	scifb2: serial@e6ce0000 {
745 746
		compatible = "renesas,scifb-r8a7790",
			     "renesas,rcar-gen2-scifb", "renesas,scifb";
747
		reg = <0 0xe6ce0000 0 0x100>;
748
		interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
749
		clocks = <&cpg CPG_MOD 216>;
750
		clock-names = "fck";
751 752 753
		dmas = <&dmac0 0x1d>, <&dmac0 0x1e>,
		       <&dmac1 0x1d>, <&dmac1 0x1e>;
		dma-names = "tx", "rx", "tx", "rx";
754
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
755 756 757 758
		status = "disabled";
	};

	scif0: serial@e6e60000 {
759 760
		compatible = "renesas,scif-r8a7790", "renesas,rcar-gen2-scif",
			     "renesas,scif";
761
		reg = <0 0xe6e60000 0 64>;
762
		interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
763
		clocks = <&cpg CPG_MOD 721>, <&cpg CPG_CORE R8A7790_CLK_ZS>,
764 765
			 <&scif_clk>;
		clock-names = "fck", "brg_int", "scif_clk";
766 767 768
		dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
		       <&dmac1 0x29>, <&dmac1 0x2a>;
		dma-names = "tx", "rx", "tx", "rx";
769
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
770 771 772 773
		status = "disabled";
	};

	scif1: serial@e6e68000 {
774 775
		compatible = "renesas,scif-r8a7790", "renesas,rcar-gen2-scif",
			     "renesas,scif";
776
		reg = <0 0xe6e68000 0 64>;
777
		interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
778
		clocks = <&cpg CPG_MOD 720>, <&cpg CPG_CORE R8A7790_CLK_ZS>,
779 780
			 <&scif_clk>;
		clock-names = "fck", "brg_int", "scif_clk";
781 782 783
		dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
		       <&dmac1 0x2d>, <&dmac1 0x2e>;
		dma-names = "tx", "rx", "tx", "rx";
784
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
785 786 787
		status = "disabled";
	};

788 789 790 791 792
	scif2: serial@e6e56000 {
		compatible = "renesas,scif-r8a7790", "renesas,rcar-gen2-scif",
			     "renesas,scif";
		reg = <0 0xe6e56000 0 64>;
		interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
793
		clocks = <&cpg CPG_MOD 310>, <&cpg CPG_CORE R8A7790_CLK_ZS>,
794 795
			 <&scif_clk>;
		clock-names = "fck", "brg_int", "scif_clk";
796 797 798
		dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
		       <&dmac1 0x2b>, <&dmac1 0x2c>;
		dma-names = "tx", "rx", "tx", "rx";
799
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
800 801 802
		status = "disabled";
	};

803
	hscif0: serial@e62c0000 {
804 805
		compatible = "renesas,hscif-r8a7790",
			     "renesas,rcar-gen2-hscif", "renesas,hscif";
806
		reg = <0 0xe62c0000 0 96>;
807
		interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
808
		clocks = <&cpg CPG_MOD 717>, <&cpg CPG_CORE R8A7790_CLK_ZS>,
809 810
			 <&scif_clk>;
		clock-names = "fck", "brg_int", "scif_clk";
811 812 813
		dmas = <&dmac0 0x39>, <&dmac0 0x3a>,
		       <&dmac1 0x39>, <&dmac1 0x3a>;
		dma-names = "tx", "rx", "tx", "rx";
814
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
815 816 817 818
		status = "disabled";
	};

	hscif1: serial@e62c8000 {
819 820
		compatible = "renesas,hscif-r8a7790",
			     "renesas,rcar-gen2-hscif", "renesas,hscif";
821
		reg = <0 0xe62c8000 0 96>;
822
		interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
823
		clocks = <&cpg CPG_MOD 716>, <&cpg CPG_CORE R8A7790_CLK_ZS>,
824 825
			 <&scif_clk>;
		clock-names = "fck", "brg_int", "scif_clk";
826 827 828
		dmas = <&dmac0 0x4d>, <&dmac0 0x4e>,
		       <&dmac1 0x4d>, <&dmac1 0x4e>;
		dma-names = "tx", "rx", "tx", "rx";
829
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
830 831 832
		status = "disabled";
	};

833 834 835 836 837 838 839 840
	icram0:	sram@e63a0000 {
		compatible = "mmio-sram";
		reg = <0 0xe63a0000 0 0x12000>;
	};

	icram1:	sram@e63c0000 {
		compatible = "mmio-sram";
		reg = <0 0xe63c0000 0 0x1000>;
841 842 843 844 845 846 847 848
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0 0xe63c0000 0x1000>;

		smp-sram@0 {
			compatible = "renesas,smp-sram";
			reg = <0 0x10>;
		};
849 850
	};

851 852 853
	ether: ethernet@ee700000 {
		compatible = "renesas,ether-r8a7790";
		reg = <0 0xee700000 0 0x400>;
854
		interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
855
		clocks = <&cpg CPG_MOD 813>;
856
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
857 858 859 860 861 862
		phy-mode = "rmii";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

863
	avb: ethernet@e6800000 {
864 865
		compatible = "renesas,etheravb-r8a7790",
			     "renesas,etheravb-rcar-gen2";
866
		reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
867
		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
868
		clocks = <&cpg CPG_MOD 812>;
869
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
870 871 872 873 874
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

875
	sata0: sata@ee300000 {
876
		compatible = "renesas,sata-r8a7790", "renesas,rcar-gen2-sata";
877
		reg = <0 0xee300000 0 0x2000>;
878
		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
879
		clocks = <&cpg CPG_MOD 815>;
880
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
881 882 883 884
		status = "disabled";
	};

	sata1: sata@ee500000 {
885
		compatible = "renesas,sata-r8a7790", "renesas,rcar-gen2-sata";
886
		reg = <0 0xee500000 0 0x2000>;
887
		interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
888
		clocks = <&cpg CPG_MOD 814>;
889
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
890 891 892
		status = "disabled";
	};

893
	hsusb: usb@e6590000 {
894
		compatible = "renesas,usbhs-r8a7790", "renesas,rcar-gen2-usbhs";
895
		reg = <0 0xe6590000 0 0x100>;
896
		interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
897
		clocks = <&cpg CPG_MOD 704>;
898 899 900
		dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
		       <&usb_dmac1 0>, <&usb_dmac1 1>;
		dma-names = "ch0", "ch1", "ch2", "ch3";
901
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
902 903 904
		renesas,buswait = <4>;
		phys = <&usb0 1>;
		phy-names = "usb";
905 906 907
		status = "disabled";
	};

908
	usbphy: usb-phy@e6590100 {
909 910
		compatible = "renesas,usb-phy-r8a7790",
			     "renesas,rcar-gen2-usb-phy";
911 912 913
		reg = <0 0xe6590100 0 0x100>;
		#address-cells = <1>;
		#size-cells = <0>;
914
		clocks = <&cpg CPG_MOD 704>;
915
		clock-names = "usbhs";
916
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
917 918 919 920 921 922 923 924 925 926 927 928
		status = "disabled";

		usb0: usb-channel@0 {
			reg = <0>;
			#phy-cells = <1>;
		};
		usb2: usb-channel@2 {
			reg = <2>;
			#phy-cells = <1>;
		};
	};

929
	vin0: video@e6ef0000 {
930
		compatible = "renesas,vin-r8a7790", "renesas,rcar-gen2-vin";
931
		reg = <0 0xe6ef0000 0 0x1000>;
932
		interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
933
		clocks = <&cpg CPG_MOD 811>;
934
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
935 936 937 938
		status = "disabled";
	};

	vin1: video@e6ef1000 {
939
		compatible = "renesas,vin-r8a7790", "renesas,rcar-gen2-vin";
940
		reg = <0 0xe6ef1000 0 0x1000>;
941
		interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
942
		clocks = <&cpg CPG_MOD 810>;
943
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
944 945 946 947
		status = "disabled";
	};

	vin2: video@e6ef2000 {
948
		compatible = "renesas,vin-r8a7790", "renesas,rcar-gen2-vin";
949
		reg = <0 0xe6ef2000 0 0x1000>;
950
		interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
951
		clocks = <&cpg CPG_MOD 809>;
952
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
953 954 955 956
		status = "disabled";
	};

	vin3: video@e6ef3000 {
957
		compatible = "renesas,vin-r8a7790", "renesas,rcar-gen2-vin";
958
		reg = <0 0xe6ef3000 0 0x1000>;
959
		interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
960
		clocks = <&cpg CPG_MOD 808>;
961
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
962 963 964
		status = "disabled";
	};

965 966 967
	vsp1@fe920000 {
		compatible = "renesas,vsp1";
		reg = <0 0xfe920000 0 0x8000>;
968
		interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
969
		clocks = <&cpg CPG_MOD 130>;
970
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
971 972 973 974 975
	};

	vsp1@fe928000 {
		compatible = "renesas,vsp1";
		reg = <0 0xfe928000 0 0x8000>;
976
		interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
977
		clocks = <&cpg CPG_MOD 131>;
978
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
979 980 981 982 983
	};

	vsp1@fe930000 {
		compatible = "renesas,vsp1";
		reg = <0 0xfe930000 0 0x8000>;
984
		interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
985
		clocks = <&cpg CPG_MOD 128>;
986
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
987 988 989 990 991
	};

	vsp1@fe938000 {
		compatible = "renesas,vsp1";
		reg = <0 0xfe938000 0 0x8000>;
992
		interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
993
		clocks = <&cpg CPG_MOD 127>;
994
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
995 996 997 998 999 1000 1001 1002
	};

	du: display@feb00000 {
		compatible = "renesas,du-r8a7790";
		reg = <0 0xfeb00000 0 0x70000>,
		      <0 0xfeb90000 0 0x1c>,
		      <0 0xfeb94000 0 0x1c>;
		reg-names = "du", "lvds.0", "lvds.1";
1003 1004 1005
		interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
1006 1007 1008
		clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
			 <&cpg CPG_MOD 722>, <&cpg CPG_MOD 726>,
			 <&cpg CPG_MOD 725>;
1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033
		clock-names = "du.0", "du.1", "du.2", "lvds.0", "lvds.1";
		status = "disabled";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				du_out_rgb: endpoint {
				};
			};
			port@1 {
				reg = <1>;
				du_out_lvds0: endpoint {
				};
			};
			port@2 {
				reg = <2>;
				du_out_lvds1: endpoint {
				};
			};
		};
	};

1034
	can0: can@e6e80000 {
1035
		compatible = "renesas,can-r8a7790", "renesas,rcar-gen2-can";
1036
		reg = <0 0xe6e80000 0 0x1000>;
1037
		interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
1038 1039
		clocks = <&cpg CPG_MOD 916>, <&cpg CPG_CORE R8A7790_CLK_RCAN>,
			 <&can_clk>;
1040
		clock-names = "clkp1", "clkp2", "can_clk";
1041
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1042 1043 1044 1045
		status = "disabled";
	};

	can1: can@e6e88000 {
1046
		compatible = "renesas,can-r8a7790", "renesas,rcar-gen2-can";
1047
		reg = <0 0xe6e88000 0 0x1000>;
1048
		interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
1049 1050
		clocks = <&cpg CPG_MOD 915>, <&cpg CPG_CORE R8A7790_CLK_RCAN>,
			 <&can_clk>;
1051
		clock-names = "clkp1", "clkp2", "can_clk";
1052
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1053 1054 1055
		status = "disabled";
	};

1056
	jpu: jpeg-codec@fe980000 {
1057
		compatible = "renesas,jpu-r8a7790", "renesas,rcar-gen2-jpu";
1058
		reg = <0 0xfe980000 0 0x10300>;
1059
		interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;
1060
		clocks = <&cpg CPG_MOD 106>;
1061
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1062 1063
	};

1064 1065 1066 1067 1068 1069
	clocks {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* External root clock */
1070
		extal_clk: extal {
1071 1072 1073 1074 1075 1076
			compatible = "fixed-clock";
			#clock-cells = <0>;
			/* This value must be overriden by the board. */
			clock-frequency = <0>;
		};

1077
		/* External PCIe clock - can be overridden by the board */
1078
		pcie_bus_clk: pcie_bus {
1079 1080
			compatible = "fixed-clock";
			#clock-cells = <0>;
1081
			clock-frequency = <0>;
1082 1083
		};

1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103
		/*
		 * The external audio clocks are configured as 0 Hz fixed frequency clocks by
		 * default. Boards that provide audio clocks should override them.
		 */
		audio_clk_a: audio_clk_a {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};
		audio_clk_b: audio_clk_b {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};
		audio_clk_c: audio_clk_c {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

1104 1105 1106 1107 1108 1109 1110 1111
		/* External SCIF clock */
		scif_clk: scif {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			/* This value must be overridden by the board. */
			clock-frequency = <0>;
		};

1112
		/* External USB clock - can be overridden by the board */
1113
		usb_extal_clk: usb_extal {
1114 1115 1116 1117 1118 1119
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <48000000>;
		};

		/* External CAN clock */
1120
		can_clk: can {
1121 1122 1123 1124 1125 1126
			compatible = "fixed-clock";
			#clock-cells = <0>;
			/* This value must be overridden by the board. */
			clock-frequency = <0>;
		};

1127 1128
		cpg: clock-controller@e6150000 {
			compatible = "renesas,r8a7790-cpg-mssr";
1129
			reg = <0 0xe6150000 0 0x1000>;
1130 1131 1132
			clocks = <&extal_clk>, <&usb_extal_clk>;
			clock-names = "extal", "usb_extal";
			#clock-cells = <2>;
1133
			#power-domain-cells = <0>;
1134 1135
		};
	};
1136

1137 1138 1139 1140 1141
	prr: chipid@ff000044 {
		compatible = "renesas,prr";
		reg = <0 0xff000044 0 4>;
	};

1142 1143 1144 1145 1146
	rst: reset-controller@e6160000 {
		compatible = "renesas,r8a7790-rst";
		reg = <0 0xe6160000 0 0x0100>;
	};

1147 1148 1149 1150 1151 1152
	sysc: system-controller@e6180000 {
		compatible = "renesas,r8a7790-sysc";
		reg = <0 0xe6180000 0 0x0200>;
		#power-domain-cells = <1>;
	};

1153
	qspi: spi@e6b10000 {
1154 1155
		compatible = "renesas,qspi-r8a7790", "renesas,qspi";
		reg = <0 0xe6b10000 0 0x2c>;
1156
		interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
1157
		clocks = <&cpg CPG_MOD 917>;
1158 1159 1160
		dmas = <&dmac0 0x17>, <&dmac0 0x18>,
		       <&dmac1 0x17>, <&dmac1 0x18>;
		dma-names = "tx", "rx", "tx", "rx";
1161
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1162 1163 1164 1165 1166
		num-cs = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};
1167 1168

	msiof0: spi@e6e20000 {
1169 1170
		compatible = "renesas,msiof-r8a7790",
			     "renesas,rcar-gen2-msiof";
1171
		reg = <0 0xe6e20000 0 0x0064>;
1172
		interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
1173
		clocks = <&cpg CPG_MOD 0>;
1174 1175 1176
		dmas = <&dmac0 0x51>, <&dmac0 0x52>,
		       <&dmac1 0x51>, <&dmac1 0x52>;
		dma-names = "tx", "rx", "tx", "rx";
1177
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1178 1179 1180 1181 1182 1183
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	msiof1: spi@e6e10000 {
1184 1185
		compatible = "renesas,msiof-r8a7790",
			     "renesas,rcar-gen2-msiof";
1186
		reg = <0 0xe6e10000 0 0x0064>;
1187
		interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
1188
		clocks = <&cpg CPG_MOD 208>;
1189 1190 1191
		dmas = <&dmac0 0x55>, <&dmac0 0x56>,
		       <&dmac1 0x55>, <&dmac1 0x56>;
		dma-names = "tx", "rx", "tx", "rx";
1192
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1193 1194 1195 1196 1197 1198
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	msiof2: spi@e6e00000 {
1199 1200
		compatible = "renesas,msiof-r8a7790",
			     "renesas,rcar-gen2-msiof";
1201
		reg = <0 0xe6e00000 0 0x0064>;
1202
		interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
1203
		clocks = <&cpg CPG_MOD 205>;
1204 1205 1206
		dmas = <&dmac0 0x41>, <&dmac0 0x42>,
		       <&dmac1 0x41>, <&dmac1 0x42>;
		dma-names = "tx", "rx", "tx", "rx";
1207
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1208 1209 1210 1211 1212 1213
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	msiof3: spi@e6c90000 {
1214 1215
		compatible = "renesas,msiof-r8a7790",
			     "renesas,rcar-gen2-msiof";
1216
		reg = <0 0xe6c90000 0 0x0064>;
1217
		interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
1218
		clocks = <&cpg CPG_MOD 215>;
1219 1220 1221
		dmas = <&dmac0 0x45>, <&dmac0 0x46>,
		       <&dmac1 0x45>, <&dmac1 0x46>;
		dma-names = "tx", "rx", "tx", "rx";
1222
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1223 1224 1225 1226
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};
1227

1228
	xhci: usb@ee000000 {
1229
		compatible = "renesas,xhci-r8a7790", "renesas,rcar-gen2-xhci";
1230
		reg = <0 0xee000000 0 0xc00>;
1231
		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
1232
		clocks = <&cpg CPG_MOD 328>;
1233
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1234 1235 1236 1237 1238
		phys = <&usb2 1>;
		phy-names = "usb";
		status = "disabled";
	};

1239
	pci0: pci@ee090000 {
1240
		compatible = "renesas,pci-r8a7790", "renesas,pci-rcar-gen2";
1241 1242 1243
		device_type = "pci";
		reg = <0 0xee090000 0 0xc00>,
		      <0 0xee080000 0 0x1100>;
1244
		interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1245
		clocks = <&cpg CPG_MOD 703>;
1246
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1247 1248 1249 1250 1251 1252 1253 1254
		status = "disabled";

		bus-range = <0 0>;
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;
		interrupt-map-mask = <0xff00 0 0 0x7>;
1255 1256 1257
		interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH
				 0x0800 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH
				 0x1000 0 0 2 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1258

1259
		usb@1,0 {
1260 1261 1262 1263 1264
			reg = <0x800 0 0 0 0>;
			phys = <&usb0 0>;
			phy-names = "usb";
		};

1265
		usb@2,0 {
1266 1267 1268 1269
			reg = <0x1000 0 0 0 0>;
			phys = <&usb0 0>;
			phy-names = "usb";
		};
1270 1271 1272
	};

	pci1: pci@ee0b0000 {
1273
		compatible = "renesas,pci-r8a7790", "renesas,pci-rcar-gen2";
1274 1275 1276
		device_type = "pci";
		reg = <0 0xee0b0000 0 0xc00>,
		      <0 0xee0a0000 0 0x1100>;
1277
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1278
		clocks = <&cpg CPG_MOD 703>;
1279
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1280 1281 1282 1283 1284 1285 1286 1287
		status = "disabled";

		bus-range = <1 1>;
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		ranges = <0x02000000 0 0xee0a0000 0 0xee0a0000 0 0x00010000>;
		interrupt-map-mask = <0xff00 0 0 0x7>;
1288 1289 1290
		interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH
				 0x0800 0 0 1 &gic GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH
				 0x1000 0 0 2 &gic GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1291 1292 1293
	};

	pci2: pci@ee0d0000 {
1294
		compatible = "renesas,pci-r8a7790", "renesas,pci-rcar-gen2";
1295
		device_type = "pci";
1296
		clocks = <&cpg CPG_MOD 703>;
1297
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1298 1299
		reg = <0 0xee0d0000 0 0xc00>,
		      <0 0xee0c0000 0 0x1100>;
1300
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
1301 1302 1303 1304 1305 1306 1307 1308
		status = "disabled";

		bus-range = <2 2>;
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;
		interrupt-map-mask = <0xff00 0 0 0x7>;
1309 1310 1311
		interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH
				 0x0800 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH
				 0x1000 0 0 2 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
1312

1313 1314
		usb@1,0 {
			reg = <0x20800 0 0 0 0>;
1315 1316 1317 1318
			phys = <&usb2 0>;
			phy-names = "usb";
		};

1319 1320
		usb@2,0 {
			reg = <0x21000 0 0 0 0>;
1321 1322 1323
			phys = <&usb2 0>;
			phy-names = "usb";
		};
1324 1325
	};

1326
	pciec: pcie@fe000000 {
1327
		compatible = "renesas,pcie-r8a7790", "renesas,pcie-rcar-gen2";
1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339
		reg = <0 0xfe000000 0 0x80000>;
		#address-cells = <3>;
		#size-cells = <2>;
		bus-range = <0x00 0xff>;
		device_type = "pci";
		ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
			  0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
			  0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
			  0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
		/* Map all possible DDR as inbound ranges */
		dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000
			      0x43000000 1 0x80000000 1 0x80000000 0 0x80000000>;
1340 1341 1342
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
1343 1344
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0>;
1345
		interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
1346
		clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>;
1347
		clock-names = "pcie", "pcie_bus";
1348
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1349 1350 1351
		status = "disabled";
	};

1352
	rcar_sound: sound@ec500000 {
1353 1354 1355 1356 1357 1358
		/*
		 * #sound-dai-cells is required
		 *
		 * Single DAI : #sound-dai-cells = <0>;         <&rcar_sound>;
		 * Multi  DAI : #sound-dai-cells = <1>;         <&rcar_sound N>;
		 */
1359
		compatible =  "renesas,rcar_sound-r8a7790", "renesas,rcar_sound-gen2";
1360 1361 1362
		reg =	<0 0xec500000 0 0x1000>, /* SCU */
			<0 0xec5a0000 0 0x100>,  /* ADG */
			<0 0xec540000 0 0x1000>, /* SSIU */
1363
			<0 0xec541000 0 0x280>,  /* SSI */
1364 1365
			<0 0xec740000 0 0x200>;  /* Audio DMAC peri peri*/
		reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";
1366

1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382
		clocks = <&cpg CPG_MOD 1005>,
			 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
			 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
			 <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
			 <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
			 <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
			 <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
			 <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
			 <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
			 <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
			 <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
			 <&cpg CPG_MOD 1021>, <&cpg CPG_MOD 1020>,
			 <&cpg CPG_MOD 1021>, <&cpg CPG_MOD 1020>,
			 <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
			 <&audio_clk_a>, <&audio_clk_b>, <&audio_clk_c>,
			 <&cpg CPG_CORE R8A7790_CLK_M2>;
1383 1384 1385 1386 1387
		clock-names = "ssi-all",
				"ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5",
				"ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0",
				"src.9", "src.8", "src.7", "src.6", "src.5",
				"src.4", "src.3", "src.2", "src.1", "src.0",
1388
				"ctu.0", "ctu.1",
1389
				"mix.0", "mix.1",
1390
				"dvc.0", "dvc.1",
1391
				"clk_a", "clk_b", "clk_c", "clk_i";
1392
		power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1393 1394 1395

		status = "disabled";

1396
		rcar_sound,dvc {
1397
			dvc0: dvc-0 {
1398
				dmas = <&audma1 0xbc>;
1399 1400
				dma-names = "tx";
			};
1401
			dvc1: dvc-1 {
1402
				dmas = <&audma1 0xbe>;
1403 1404
				dma-names = "tx";
			};
1405 1406
		};

1407
		rcar_sound,mix {
1408 1409
			mix0: mix-0 { };
			mix1: mix-1 { };
1410 1411
		};

1412
		rcar_sound,ctu {
1413 1414 1415 1416 1417 1418 1419 1420
			ctu00: ctu-0 { };
			ctu01: ctu-1 { };
			ctu02: ctu-2 { };
			ctu03: ctu-3 { };
			ctu10: ctu-4 { };
			ctu11: ctu-5 { };
			ctu12: ctu-6 { };
			ctu13: ctu-7 { };
1421 1422
		};

1423
		rcar_sound,src {
1424
			src0: src-0 {
1425
				interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
1426 1427 1428
				dmas = <&audma0 0x85>, <&audma1 0x9a>;
				dma-names = "rx", "tx";
			};
1429
			src1: src-1 {
1430
				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1431 1432 1433
				dmas = <&audma0 0x87>, <&audma1 0x9c>;
				dma-names = "rx", "tx";
			};
1434
			src2: src-2 {
1435
				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1436 1437 1438
				dmas = <&audma0 0x89>, <&audma1 0x9e>;
				dma-names = "rx", "tx";
			};
1439
			src3: src-3 {
1440
				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1441 1442 1443
				dmas = <&audma0 0x8b>, <&audma1 0xa0>;
				dma-names = "rx", "tx";
			};
1444
			src4: src-4 {
1445
				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1446 1447 1448
				dmas = <&audma0 0x8d>, <&audma1 0xb0>;
				dma-names = "rx", "tx";
			};
1449
			src5: src-5 {
1450
				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1451 1452 1453
				dmas = <&audma0 0x8f>, <&audma1 0xb2>;
				dma-names = "rx", "tx";
			};
1454
			src6: src-6 {
1455
				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1456 1457 1458
				dmas = <&audma0 0x91>, <&audma1 0xb4>;
				dma-names = "rx", "tx";
			};
1459
			src7: src-7 {
1460
				interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1461 1462 1463
				dmas = <&audma0 0x93>, <&audma1 0xb6>;
				dma-names = "rx", "tx";
			};
1464
			src8: src-8 {
1465
				interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1466 1467 1468
				dmas = <&audma0 0x95>, <&audma1 0xb8>;
				dma-names = "rx", "tx";
			};
1469
			src9: src-9 {
1470
				interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>;
1471 1472 1473
				dmas = <&audma0 0x97>, <&audma1 0xba>;
				dma-names = "rx", "tx";
			};
1474 1475 1476
		};

		rcar_sound,ssi {
1477
			ssi0: ssi-0 {
1478
				interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
1479 1480 1481
				dmas = <&audma0 0x01>, <&audma1 0x02>, <&audma0 0x15>, <&audma1 0x16>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1482
			ssi1: ssi-1 {
1483
				 interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
1484 1485 1486
				dmas = <&audma0 0x03>, <&audma1 0x04>, <&audma0 0x49>, <&audma1 0x4a>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1487
			ssi2: ssi-2 {
1488
				interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>;
1489 1490 1491
				dmas = <&audma0 0x05>, <&audma1 0x06>, <&audma0 0x63>, <&audma1 0x64>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1492
			ssi3: ssi-3 {
1493
				interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
1494 1495 1496
				dmas = <&audma0 0x07>, <&audma1 0x08>, <&audma0 0x6f>, <&audma1 0x70>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1497
			ssi4: ssi-4 {
1498
				interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>;
1499 1500 1501
				dmas = <&audma0 0x09>, <&audma1 0x0a>, <&audma0 0x71>, <&audma1 0x72>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1502
			ssi5: ssi-5 {
1503
				interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
1504 1505 1506
				dmas = <&audma0 0x0b>, <&audma1 0x0c>, <&audma0 0x73>, <&audma1 0x74>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1507
			ssi6: ssi-6 {
1508
				interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>;
1509 1510 1511
				dmas = <&audma0 0x0d>, <&audma1 0x0e>, <&audma0 0x75>, <&audma1 0x76>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1512
			ssi7: ssi-7 {
1513
				interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>;
1514 1515 1516
				dmas = <&audma0 0x0f>, <&audma1 0x10>, <&audma0 0x79>, <&audma1 0x7a>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1517
			ssi8: ssi-8 {
1518
				interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>;
1519 1520 1521
				dmas = <&audma0 0x11>, <&audma1 0x12>, <&audma0 0x7b>, <&audma1 0x7c>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1522
			ssi9: ssi-9 {
1523
				interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
1524 1525 1526
				dmas = <&audma0 0x13>, <&audma1 0x14>, <&audma0 0x7d>, <&audma1 0x7e>;
				dma-names = "rx", "tx", "rxu", "txu";
			};
1527 1528
		};
	};
1529 1530

	ipmmu_sy0: mmu@e6280000 {
1531
		compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1532
		reg = <0 0xe6280000 0 0x1000>;
1533 1534
		interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
1535 1536 1537 1538 1539
		#iommu-cells = <1>;
		status = "disabled";
	};

	ipmmu_sy1: mmu@e6290000 {
1540
		compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1541
		reg = <0 0xe6290000 0 0x1000>;
1542
		interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
1543 1544 1545 1546 1547
		#iommu-cells = <1>;
		status = "disabled";
	};

	ipmmu_ds: mmu@e6740000 {
1548
		compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1549
		reg = <0 0xe6740000 0 0x1000>;
1550 1551
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
1552 1553 1554 1555 1556
		#iommu-cells = <1>;
		status = "disabled";
	};

	ipmmu_mp: mmu@ec680000 {
1557
		compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1558
		reg = <0 0xec680000 0 0x1000>;
1559
		interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
1560 1561 1562 1563 1564
		#iommu-cells = <1>;
		status = "disabled";
	};

	ipmmu_mx: mmu@fe951000 {
1565
		compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1566
		reg = <0 0xfe951000 0 0x1000>;
1567 1568
		interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;
1569 1570 1571 1572 1573
		#iommu-cells = <1>;
		status = "disabled";
	};

	ipmmu_rt: mmu@ffc80000 {
1574
		compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1575
		reg = <0 0xffc80000 0 0x1000>;
1576
		interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>;
1577 1578 1579
		#iommu-cells = <1>;
		status = "disabled";
	};
1580
};