Kconfig 30.1 KB
Newer Older
1 2 3 4
config SYMBOL_PREFIX
	string
	default "_"

B
Bryan Wu 已提交
5
config MMU
6
	def_bool n
B
Bryan Wu 已提交
7 8

config FPU
9
	def_bool n
B
Bryan Wu 已提交
10 11

config RWSEM_GENERIC_SPINLOCK
12
	def_bool y
B
Bryan Wu 已提交
13 14

config RWSEM_XCHGADD_ALGORITHM
15
	def_bool n
B
Bryan Wu 已提交
16 17

config BLACKFIN
18
	def_bool y
19
	select HAVE_ARCH_KGDB
20
	select HAVE_ARCH_TRACEHOOK
21 22
	select HAVE_DYNAMIC_FTRACE
	select HAVE_FTRACE_MCOUNT_RECORD
23
	select HAVE_FUNCTION_GRAPH_TRACER
24
	select HAVE_FUNCTION_TRACER
25
	select HAVE_FUNCTION_TRACE_MCOUNT_TEST
S
Sam Ravnborg 已提交
26
	select HAVE_IDE
27
	select HAVE_IRQ_WORK
28 29 30
	select HAVE_KERNEL_GZIP if RAMKERNEL
	select HAVE_KERNEL_BZIP2 if RAMKERNEL
	select HAVE_KERNEL_LZMA if RAMKERNEL
31
	select HAVE_KERNEL_LZO if RAMKERNEL
M
Mathieu Desnoyers 已提交
32
	select HAVE_OPROFILE
33
	select HAVE_PERF_EVENTS
34
	select ARCH_WANT_OPTIONAL_GPIOLIB
35
	select HAVE_GENERIC_HARDIRQS
36
	select GENERIC_ATOMIC64
37 38
	select GENERIC_IRQ_PROBE
	select IRQ_PER_CPU if SMP
B
Bryan Wu 已提交
39

40 41 42
config GENERIC_CSUM
	def_bool y

43 44 45 46
config GENERIC_BUG
	def_bool y
	depends on BUG

47
config ZONE_DMA
48
	def_bool y
49

50
config GENERIC_GPIO
51
	def_bool y
B
Bryan Wu 已提交
52 53 54 55 56 57

config FORCE_MAX_ZONEORDER
	int
	default "14"

config GENERIC_CALIBRATE_DELAY
58
	def_bool y
B
Bryan Wu 已提交
59

60 61 62
config LOCKDEP_SUPPORT
	def_bool y

63 64 65
config STACKTRACE_SUPPORT
	def_bool y

66 67
config TRACE_IRQFLAGS_SUPPORT
	def_bool y
B
Bryan Wu 已提交
68 69

source "init/Kconfig"
70

B
Bryan Wu 已提交
71 72
source "kernel/Kconfig.preempt"

73 74
source "kernel/Kconfig.freezer"

B
Bryan Wu 已提交
75 76 77 78 79 80 81 82
menu "Blackfin Processor Options"

comment "Processor and Board Settings"

choice
	prompt "CPU"
	default BF533

83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102
config BF512
	bool "BF512"
	help
	  BF512 Processor Support.

config BF514
	bool "BF514"
	help
	  BF514 Processor Support.

config BF516
	bool "BF516"
	help
	  BF516 Processor Support.

config BF518
	bool "BF518"
	help
	  BF518 Processor Support.

103 104 105 106 107
config BF522
	bool "BF522"
	help
	  BF522 Processor Support.

108 109 110 111 112 113 114 115 116 117
config BF523
	bool "BF523"
	help
	  BF523 Processor Support.

config BF524
	bool "BF524"
	help
	  BF524 Processor Support.

118 119 120 121 122
config BF525
	bool "BF525"
	help
	  BF525 Processor Support.

123 124 125 126 127
config BF526
	bool "BF526"
	help
	  BF526 Processor Support.

128 129 130 131 132
config BF527
	bool "BF527"
	help
	  BF527 Processor Support.

B
Bryan Wu 已提交
133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162
config BF531
	bool "BF531"
	help
	  BF531 Processor Support.

config BF532
	bool "BF532"
	help
	  BF532 Processor Support.

config BF533
	bool "BF533"
	help
	  BF533 Processor Support.

config BF534
	bool "BF534"
	help
	  BF534 Processor Support.

config BF536
	bool "BF536"
	help
	  BF536 Processor Support.

config BF537
	bool "BF537"
	help
	  BF537 Processor Support.

163 164 165 166 167 168 169 170 171 172
config BF538
	bool "BF538"
	help
	  BF538 Processor Support.

config BF539
	bool "BF539"
	help
	  BF539 Processor Support.

173
config BF542_std
174 175 176 177
	bool "BF542"
	help
	  BF542 Processor Support.

178 179 180 181 182
config BF542M
	bool "BF542m"
	help
	  BF542 Processor Support.

183
config BF544_std
184 185 186 187
	bool "BF544"
	help
	  BF544 Processor Support.

188 189 190 191 192
config BF544M
	bool "BF544m"
	help
	  BF544 Processor Support.

193
config BF547_std
194 195 196 197
	bool "BF547"
	help
	  BF547 Processor Support.

198 199 200 201 202
config BF547M
	bool "BF547m"
	help
	  BF547 Processor Support.

203
config BF548_std
204 205 206 207
	bool "BF548"
	help
	  BF548 Processor Support.

208 209 210 211 212
config BF548M
	bool "BF548m"
	help
	  BF548 Processor Support.

213
config BF549_std
214 215 216 217
	bool "BF549"
	help
	  BF549 Processor Support.

218 219 220 221 222
config BF549M
	bool "BF549m"
	help
	  BF549 Processor Support.

B
Bryan Wu 已提交
223 224 225
config BF561
	bool "BF561"
	help
226
	  BF561 Processor Support.
B
Bryan Wu 已提交
227 228 229

endchoice

230 231
config SMP
	depends on BF561
232
	select TICKSOURCE_CORETMR
233 234 235 236 237 238 239 240 241 242 243 244 245
	bool "Symmetric multi-processing support"
	---help---
	  This enables support for systems with more than one CPU,
	  like the dual core BF561. If you have a system with only one
	  CPU, say N. If you have a system with more than one CPU, say Y.

	  If you don't know what to do here, say N.

config NR_CPUS
	int
	depends on SMP
	default 2 if BF561

246 247 248 249 250
config HOTPLUG_CPU
	bool "Support for hot-pluggable CPUs"
	depends on SMP && HOTPLUG
	default y

251 252
config BF_REV_MIN
	int
253
	default 0 if (BF51x || BF52x || (BF54x && !BF54xM))
254
	default 2 if (BF537 || BF536 || BF534)
255
	default 3 if (BF561 || BF533 || BF532 || BF531 || BF54xM)
256
	default 4 if (BF538 || BF539)
257 258 259

config BF_REV_MAX
	int
260 261
	default 2 if (BF51x || BF52x || (BF54x && !BF54xM))
	default 3 if (BF537 || BF536 || BF534 || BF54xM)
262
	default 5 if (BF561 || BF538 || BF539)
263 264
	default 6 if (BF533 || BF532 || BF531)

B
Bryan Wu 已提交
265 266
choice
	prompt "Silicon Rev"
267 268
	default BF_REV_0_0 if (BF51x || BF52x)
	default BF_REV_0_2 if (BF534 || BF536 || BF537 || (BF54x && !BF54xM))
269
	default BF_REV_0_3 if (BF531 || BF532 || BF533 || BF54xM || BF561)
270 271 272

config BF_REV_0_0
	bool "0.0"
273
	depends on (BF51x || BF52x || (BF54x && !BF54xM))
274 275

config BF_REV_0_1
276
	bool "0.1"
277
	depends on (BF51x || BF52x || (BF54x && !BF54xM))
B
Bryan Wu 已提交
278 279 280

config BF_REV_0_2
	bool "0.2"
281
	depends on (BF51x || BF52x || BF537 || BF536 || BF534 || (BF54x && !BF54xM))
B
Bryan Wu 已提交
282 283 284

config BF_REV_0_3
	bool "0.3"
285
	depends on (BF54xM || BF561 || BF537 || BF536 || BF534 || BF533 || BF532 || BF531)
B
Bryan Wu 已提交
286 287 288

config BF_REV_0_4
	bool "0.4"
289
	depends on (BF561 || BF533 || BF532 || BF531 || BF538 || BF539)
B
Bryan Wu 已提交
290 291 292

config BF_REV_0_5
	bool "0.5"
293
	depends on (BF561 || BF533 || BF532 || BF531 || BF538 || BF539)
B
Bryan Wu 已提交
294

295 296 297 298
config BF_REV_0_6
	bool "0.6"
	depends on (BF533 || BF532 || BF531)

299 300 301 302 303 304
config BF_REV_ANY
	bool "any"

config BF_REV_NONE
	bool "none"

B
Bryan Wu 已提交
305 306
endchoice

307 308 309 310 311
config BF53x
	bool
	depends on (BF531 || BF532 || BF533 || BF534 || BF536 || BF537)
	default y

B
Bryan Wu 已提交
312 313 314 315 316 317 318 319
config MEM_MT48LC64M4A2FB_7E
	bool
	depends on (BFIN533_STAMP)
	default y

config MEM_MT48LC16M16A2TG_75
	bool
	depends on (BFIN533_EZKIT || BFIN561_EZKIT \
320 321 322
		|| BFIN533_BLUETECHNIX_CM || BFIN537_BLUETECHNIX_CM_E \
		|| BFIN537_BLUETECHNIX_CM_U || H8606_HVSISTEMAS \
		|| BFIN527_BLUETECHNIX_CM)
B
Bryan Wu 已提交
323 324 325 326
	default y

config MEM_MT48LC32M8A2_75
	bool
327
	depends on (BFIN518F_EZBRD || BFIN537_STAMP || PNAV10 || BFIN538_EZKIT)
B
Bryan Wu 已提交
328 329 330 331 332 333 334
	default y

config MEM_MT48LC8M32B2B5_7
	bool
	depends on (BFIN561_BLUETECHNIX_CM)
	default y

335 336
config MEM_MT48LC32M16A2TG_75
	bool
337
	depends on (BFIN527_EZKIT || BFIN527_EZKIT_V2 || BFIN532_IP0X || BLACKSTAMP || BFIN527_AD7160EVAL)
338 339
	default y

340 341 342 343 344
config MEM_MT48H32M16LFCJ_75
	bool
	depends on (BFIN526_EZBRD)
	default y

345
source "arch/blackfin/mach-bf518/Kconfig"
346
source "arch/blackfin/mach-bf527/Kconfig"
B
Bryan Wu 已提交
347 348 349
source "arch/blackfin/mach-bf533/Kconfig"
source "arch/blackfin/mach-bf561/Kconfig"
source "arch/blackfin/mach-bf537/Kconfig"
350
source "arch/blackfin/mach-bf538/Kconfig"
351
source "arch/blackfin/mach-bf548/Kconfig"
B
Bryan Wu 已提交
352 353 354 355 356 357 358 359 360 361 362 363 364 365 366

menu "Board customizations"

config CMDLINE_BOOL
	bool "Default bootloader kernel arguments"

config CMDLINE
	string "Initial kernel command string"
	depends on CMDLINE_BOOL
	default "console=ttyBF0,57600"
	help
	  If you don't have a boot loader capable of passing a command line string
	  to the kernel, you may specify one here. As a minimum, you should specify
	  the memory size and the root device (e.g., mem=8M, root=/dev/nfs).

367 368 369 370 371 372 373 374 375 376 377 378 379 380
config BOOT_LOAD
	hex "Kernel load address for booting"
	default "0x1000"
	range 0x1000 0x20000000
	help
	  This option allows you to set the load address of the kernel.
	  This can be useful if you are on a board which has a small amount
	  of memory or you wish to reserve some memory at the beginning of
	  the address space.

	  Note that you need to keep this value above 4k (0x1000) as this
	  memory region is used to capture NULL pointer references as well
	  as some core kernel functions.

381 382
config ROM_BASE
	hex "Kernel ROM Base"
383
	depends on ROMKERNEL
384
	default "0x20040040"
385 386 387
	range 0x20000000 0x20400000 if !(BF54x || BF561)
	range 0x20000000 0x30000000 if (BF54x || BF561)
	help
388 389 390 391 392 393 394 395
	  Make sure your ROM base does not include any file-header
	  information that is prepended to the kernel.

	  For example, the bootable U-Boot format (created with
	  mkimage) has a 64 byte header (0x40).  So while the image
	  you write to flash might start at say 0x20080000, you have
	  to add 0x40 to get the kernel's ROM base as it will come
	  after the header.
396

397
comment "Clock/PLL Setup"
B
Bryan Wu 已提交
398 399

config CLKIN_HZ
400
	int "Frequency of the crystal on the board in Hz"
401
	default "10000000" if BFIN532_IP0X
B
Bryan Wu 已提交
402
	default "11059200" if BFIN533_STAMP
403 404
	default "24576000" if PNAV10
	default "25000000" # most people use this
B
Bryan Wu 已提交
405 406
	default "27000000" if BFIN533_EZKIT
	default "30000000" if BFIN561_EZKIT
407
	default "24000000" if BFIN527_AD7160EVAL
B
Bryan Wu 已提交
408 409
	help
	  The frequency of CLKIN crystal oscillator on the board in Hz.
410 411
	  Warning: This value should match the crystal on the board. Otherwise,
	  peripherals won't work properly.
B
Bryan Wu 已提交
412

413 414 415 416 417 418 419 420 421 422
config BFIN_KERNEL_CLOCK
	bool "Re-program Clocks while Kernel boots?"
	default n
	help
	  This option decides if kernel clocks are re-programed from the
	  bootloader settings. If the clocks are not set, the SDRAM settings
	  are also not changed, and the Bootloader does 100% of the hardware
	  configuration.

config PLL_BYPASS
423 424 425
	bool "Bypass PLL"
	depends on BFIN_KERNEL_CLOCK
	default n
426 427 428 429 430 431 432 433 434 435 436 437 438 439

config CLKIN_HALF
	bool "Half Clock In"
	depends on BFIN_KERNEL_CLOCK && (! PLL_BYPASS)
	default n
	help
	  If this is set the clock will be divided by 2, before it goes to the PLL.

config VCO_MULT
	int "VCO Multiplier"
	depends on BFIN_KERNEL_CLOCK && (! PLL_BYPASS)
	range 1 64
	default "22" if BFIN533_EZKIT
	default "45" if BFIN533_STAMP
440
	default "20" if (BFIN537_STAMP || BFIN527_EZKIT || BFIN527_EZKIT_V2 || BFIN548_EZKIT || BFIN548_BLUETECHNIX_CM || BFIN538_EZKIT)
441
	default "22" if BFIN533_BLUETECHNIX_CM
442
	default "20" if (BFIN537_BLUETECHNIX_CM_E || BFIN537_BLUETECHNIX_CM_U || BFIN527_BLUETECHNIX_CM || BFIN561_BLUETECHNIX_CM)
443
	default "20" if BFIN561_EZKIT
444
	default "16" if (H8606_HVSISTEMAS || BLACKSTAMP || BFIN526_EZBRD || BFIN518F_EZBRD)
445
	default "25" if BFIN527_AD7160EVAL
446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474
	help
	  This controls the frequency of the on-chip PLL. This can be between 1 and 64.
	  PLL Frequency = (Crystal Frequency) * (this setting)

choice
	prompt "Core Clock Divider"
	depends on BFIN_KERNEL_CLOCK
	default CCLK_DIV_1
	help
	  This sets the frequency of the core. It can be 1, 2, 4 or 8
	  Core Frequency = (PLL frequency) / (this setting)

config CCLK_DIV_1
	bool "1"

config CCLK_DIV_2
	bool "2"

config CCLK_DIV_4
	bool "4"

config CCLK_DIV_8
	bool "8"
endchoice

config SCLK_DIV
	int "System Clock Divider"
	depends on BFIN_KERNEL_CLOCK
	range 1 15
475
	default 5
476 477 478 479 480
	help
	  This sets the frequency of the system clock (including SDRAM or DDR).
	  This can be between 1 and 15
	  System Clock = (PLL frequency) / (this setting)

481 482 483 484 485 486 487 488 489 490 491 492 493
choice
	prompt "DDR SDRAM Chip Type"
	depends on BFIN_KERNEL_CLOCK
	depends on BF54x
	default MEM_MT46V32M16_5B

config MEM_MT46V32M16_6T
	bool "MT46V32M16_6T"

config MEM_MT46V32M16_5B
	bool "MT46V32M16_5B"
endchoice

494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548
choice
	prompt "DDR/SDRAM Timing"
	depends on BFIN_KERNEL_CLOCK
	default BFIN_KERNEL_CLOCK_MEMINIT_CALC
	help
	  This option allows you to specify Blackfin SDRAM/DDR Timing parameters
	  The calculated SDRAM timing parameters may not be 100%
	  accurate - This option is therefore marked experimental.

config BFIN_KERNEL_CLOCK_MEMINIT_CALC
	bool "Calculate Timings (EXPERIMENTAL)"
	depends on EXPERIMENTAL

config BFIN_KERNEL_CLOCK_MEMINIT_SPEC
	bool "Provide accurate Timings based on target SCLK"
	help
	  Please consult the Blackfin Hardware Reference Manuals as well
	  as the memory device datasheet.
	  http://docs.blackfin.uclinux.org/doku.php?id=bfin:sdram
endchoice

menu "Memory Init Control"
	depends on BFIN_KERNEL_CLOCK_MEMINIT_SPEC

config MEM_DDRCTL0
	depends on BF54x
	hex "DDRCTL0"
	default 0x0

config MEM_DDRCTL1
	depends on BF54x
	hex "DDRCTL1"
	default 0x0

config MEM_DDRCTL2
	depends on BF54x
	hex "DDRCTL2"
	default 0x0

config MEM_EBIU_DDRQUE
	depends on BF54x
	hex "DDRQUE"
	default 0x0

config MEM_SDRRC
	depends on !BF54x
	hex "SDRRC"
	default 0x0

config MEM_SDGCTL
	depends on !BF54x
	hex "SDGCTL"
	default 0x0
endmenu

549 550 551 552 553
#
# Max & Min Speeds for various Chips
#
config MAX_VCO_HZ
	int
554 555 556 557
	default 400000000 if BF512
	default 400000000 if BF514
	default 400000000 if BF516
	default 400000000 if BF518
558 559
	default 400000000 if BF522
	default 600000000 if BF523
560
	default 400000000 if BF524
561
	default 600000000 if BF525
562
	default 400000000 if BF526
563 564 565 566 567 568 569
	default 600000000 if BF527
	default 400000000 if BF531
	default 400000000 if BF532
	default 750000000 if BF533
	default 500000000 if BF534
	default 400000000 if BF536
	default 600000000 if BF537
570 571
	default 533333333 if BF538
	default 533333333 if BF539
572
	default 600000000 if BF542
573
	default 533333333 if BF544
574 575
	default 600000000 if BF547
	default 600000000 if BF548
576
	default 533333333 if BF549
577 578 579 580 581 582 583 584
	default 600000000 if BF561

config MIN_VCO_HZ
	int
	default 50000000

config MAX_SCLK_HZ
	int
585
	default 133333333
586 587 588 589 590 591 592 593 594

config MIN_SCLK_HZ
	int
	default 27000000

comment "Kernel Timer/Scheduler"

source kernel/Kconfig.hz

595 596 597 598
config GENERIC_CLOCKEVENTS
	bool "Generic clock events"
	default y

599
menu "Clock event device"
600 601
	depends on GENERIC_CLOCKEVENTS
config TICKSOURCE_GPTMR0
602 603
	bool "GPTimer0"
	depends on !SMP
604 605 606
	select BFIN_GPTIMERS

config TICKSOURCE_CORETMR
607 608 609
	bool "Core timer"
	default y
endmenu
610

611
menu "Clock souce"
612
	depends on GENERIC_CLOCKEVENTS
613 614 615
config CYCLES_CLOCKSOURCE
	bool "CYCLES"
	default y
616
	depends on !BFIN_SCRATCH_REG_CYCLES
617
	depends on !SMP
618 619 620 621 622 623 624
	help
	  If you say Y here, you will enable support for using the 'cycles'
	  registers as a clock source.  Doing so means you will be unable to
	  safely write to the 'cycles' register during runtime.  You will
	  still be able to read it (such as for performance monitoring), but
	  writing the registers will most likely crash the kernel.

625
config GPTMR0_CLOCKSOURCE
626
	bool "GPTimer0"
627
	select BFIN_GPTIMERS
628
	depends on !TICKSOURCE_GPTMR0
629
endmenu
630

631 632 633 634
config ARCH_USES_GETTIMEOFFSET
	depends on !GENERIC_CLOCKEVENTS
	def_bool y

635 636
source kernel/time/Kconfig

637
comment "Misc"
638

639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684
choice
	prompt "Blackfin Exception Scratch Register"
	default BFIN_SCRATCH_REG_RETN
	help
	  Select the resource to reserve for the Exception handler:
	    - RETN: Non-Maskable Interrupt (NMI)
	    - RETE: Exception Return (JTAG/ICE)
	    - CYCLES: Performance counter

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_RETN
	bool "RETN"
	help
	  Use the RETN register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use NMI on the Blackfin while running Linux, but
	  you can debug the system with a JTAG ICE and use the
	  CYCLES performance registers.

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_RETE
	bool "RETE"
	help
	  Use the RETE register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use a JTAG ICE while debugging a Blackfin board,
	  but you can safely use the CYCLES performance registers
	  and the NMI.

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_CYCLES
	bool "CYCLES"
	help
	  Use the CYCLES register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use the CYCLES performance registers on a Blackfin
	  board at anytime, but you can debug the system with a JTAG
	  ICE and use the NMI.

	  If you are unsure, please select "RETN".

endchoice

B
Bryan Wu 已提交
685 686 687 688 689 690 691 692 693 694
endmenu


menu "Blackfin Kernel Optimizations"

comment "Memory Optimizations"

config I_ENTRY_L1
	bool "Locate interrupt entry code in L1 Memory"
	default y
695
	depends on !SMP
B
Bryan Wu 已提交
696
	help
M
Matt LaPlante 已提交
697 698
	  If enabled, interrupt entry code (STORE/RESTORE CONTEXT) is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
699 700

config EXCPT_IRQ_SYSC_L1
M
Matt LaPlante 已提交
701
	bool "Locate entire ASM lowlevel exception / interrupt - Syscall and CPLB handler code in L1 Memory"
B
Bryan Wu 已提交
702
	default y
703
	depends on !SMP
B
Bryan Wu 已提交
704
	help
M
Matt LaPlante 已提交
705
	  If enabled, the entire ASM lowlevel exception and interrupt entry code
706
	  (STORE/RESTORE CONTEXT) is linked into L1 instruction memory.
M
Matt LaPlante 已提交
707
	  (less latency)
B
Bryan Wu 已提交
708 709 710 711

config DO_IRQ_L1
	bool "Locate frequently called do_irq dispatcher function in L1 Memory"
	default y
712
	depends on !SMP
B
Bryan Wu 已提交
713
	help
M
Matt LaPlante 已提交
714 715
	  If enabled, the frequently called do_irq dispatcher function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
716 717 718 719

config CORE_TIMER_IRQ_L1
	bool "Locate frequently called timer_interrupt() function in L1 Memory"
	default y
720
	depends on !SMP
B
Bryan Wu 已提交
721
	help
M
Matt LaPlante 已提交
722 723
	  If enabled, the frequently called timer_interrupt() function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
724 725 726 727

config IDLE_L1
	bool "Locate frequently idle function in L1 Memory"
	default y
728
	depends on !SMP
B
Bryan Wu 已提交
729
	help
M
Matt LaPlante 已提交
730 731
	  If enabled, the frequently called idle function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
732 733 734 735

config SCHEDULE_L1
	bool "Locate kernel schedule function in L1 Memory"
	default y
736
	depends on !SMP
B
Bryan Wu 已提交
737
	help
M
Matt LaPlante 已提交
738 739
	  If enabled, the frequently called kernel schedule is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
740 741 742 743

config ARITHMETIC_OPS_L1
	bool "Locate kernel owned arithmetic functions in L1 Memory"
	default y
744
	depends on !SMP
B
Bryan Wu 已提交
745
	help
M
Matt LaPlante 已提交
746 747
	  If enabled, arithmetic functions are linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
748 749 750 751

config ACCESS_OK_L1
	bool "Locate access_ok function in L1 Memory"
	default y
752
	depends on !SMP
B
Bryan Wu 已提交
753
	help
M
Matt LaPlante 已提交
754 755
	  If enabled, the access_ok function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
756 757 758 759

config MEMSET_L1
	bool "Locate memset function in L1 Memory"
	default y
760
	depends on !SMP
B
Bryan Wu 已提交
761
	help
M
Matt LaPlante 已提交
762 763
	  If enabled, the memset function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
764 765 766 767

config MEMCPY_L1
	bool "Locate memcpy function in L1 Memory"
	default y
768
	depends on !SMP
B
Bryan Wu 已提交
769
	help
M
Matt LaPlante 已提交
770 771
	  If enabled, the memcpy function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
772

773 774 775
config STRCMP_L1
	bool "locate strcmp function in L1 Memory"
	default y
776
	depends on !SMP
777 778 779 780 781 782 783
	help
	  If enabled, the strcmp function is linked
	  into L1 instruction memory (less latency).

config STRNCMP_L1
	bool "locate strncmp function in L1 Memory"
	default y
784
	depends on !SMP
785 786 787 788 789 790 791
	help
	  If enabled, the strncmp function is linked
	  into L1 instruction memory (less latency).

config STRCPY_L1
	bool "locate strcpy function in L1 Memory"
	default y
792
	depends on !SMP
793 794 795 796 797 798 799
	help
	  If enabled, the strcpy function is linked
	  into L1 instruction memory (less latency).

config STRNCPY_L1
	bool "locate strncpy function in L1 Memory"
	default y
800
	depends on !SMP
801 802 803 804
	help
	  If enabled, the strncpy function is linked
	  into L1 instruction memory (less latency).

B
Bryan Wu 已提交
805 806 807
config SYS_BFIN_SPINLOCK_L1
	bool "Locate sys_bfin_spinlock function in L1 Memory"
	default y
808
	depends on !SMP
B
Bryan Wu 已提交
809
	help
M
Matt LaPlante 已提交
810 811
	  If enabled, sys_bfin_spinlock function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
812 813 814 815

config IP_CHECKSUM_L1
	bool "Locate IP Checksum function in L1 Memory"
	default n
816
	depends on !SMP
B
Bryan Wu 已提交
817
	help
M
Matt LaPlante 已提交
818 819
	  If enabled, the IP Checksum function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
820 821 822

config CACHELINE_ALIGNED_L1
	bool "Locate cacheline_aligned data to L1 Data Memory"
823 824
	default y if !BF54x
	default n if BF54x
825
	depends on !SMP && !BF531
B
Bryan Wu 已提交
826
	help
827
	  If enabled, cacheline_aligned data is linked
M
Matt LaPlante 已提交
828
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
829 830 831 832

config SYSCALL_TAB_L1
	bool "Locate Syscall Table L1 Data Memory"
	default n
833
	depends on !SMP && !BF531
B
Bryan Wu 已提交
834
	help
M
Matt LaPlante 已提交
835 836
	  If enabled, the Syscall LUT is linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
837 838 839 840

config CPLB_SWITCH_TAB_L1
	bool "Locate CPLB Switch Tables L1 Data Memory"
	default n
841
	depends on !SMP && !BF531
B
Bryan Wu 已提交
842
	help
M
Matt LaPlante 已提交
843 844
	  If enabled, the CPLB Switch Tables are linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
845

846 847
config ICACHE_FLUSH_L1
	bool "Locate icache flush funcs in L1 Inst Memory"
848 849
	default y
	help
850
	  If enabled, the Blackfin icache flushing functions are linked
851 852 853 854 855 856 857
	  into L1 instruction memory.

	  Note that this might be required to address anomalies, but
	  these functions are pretty small, so it shouldn't be too bad.
	  If you are using a processor affected by an anomaly, the build
	  system will double check for you and prevent it.

858 859 860 861 862 863 864 865
config DCACHE_FLUSH_L1
	bool "Locate dcache flush funcs in L1 Inst Memory"
	default y
	depends on !SMP
	help
	  If enabled, the Blackfin dcache flushing functions are linked
	  into L1 instruction memory.

866 867 868
config APP_STACK_L1
	bool "Support locating application stack in L1 Scratch Memory"
	default y
869
	depends on !SMP
870 871 872 873 874 875
	help
	  If enabled the application stack can be located in L1
	  scratch memory (less latency).

	  Currently only works with FLAT binaries.

876 877 878
config EXCEPTION_L1_SCRATCH
	bool "Locate exception stack in L1 Scratch Memory"
	default n
879
	depends on !SMP && !APP_STACK_L1
880 881 882 883 884 885 886
	help
	  Whenever an exception occurs, use the L1 Scratch memory for
	  stack storage.  You cannot place the stacks of FLAT binaries
	  in L1 when using this option.

	  If you don't use L1 Scratch, then you should say Y here.

887 888 889 890
comment "Speed Optimizations"
config BFIN_INS_LOWOVERHEAD
	bool "ins[bwl] low overhead, higher interrupt latency"
	default y
891
	depends on !SMP
892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914
	help
	  Reads on the Blackfin are speculative. In Blackfin terms, this means
	  they can be interrupted at any time (even after they have been issued
	  on to the external bus), and re-issued after the interrupt occurs.
	  For memory - this is not a big deal, since memory does not change if
	  it sees a read.

	  If a FIFO is sitting on the end of the read, it will see two reads,
	  when the core only sees one since the FIFO receives both the read
	  which is cancelled (and not delivered to the core) and the one which
	  is re-issued (which is delivered to the core).

	  To solve this, interrupts are turned off before reads occur to
	  I/O space. This option controls which the overhead/latency of
	  controlling interrupts during this time
	   "n" turns interrupts off every read
		(higher overhead, but lower interrupt latency)
	   "y" turns interrupts off every loop
		(low overhead, but longer interrupt latency)

	  default behavior is to leave this set to on (type "Y"). If you are experiencing
	  interrupt latency issues, it is safe and OK to turn this off.

B
Bryan Wu 已提交
915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933
endmenu

choice
	prompt "Kernel executes from"
	help
	  Choose the memory type that the kernel will be running in.

config RAMKERNEL
	bool "RAM"
	help
	  The kernel will be resident in RAM when running.

config ROMKERNEL
	bool "ROM"
	help
	  The kernel will be resident in FLASH/ROM when running.

endchoice

934 935 936 937 938 939
# Common code uses "ROMKERNEL" or "XIP_KERNEL", so define both
config XIP_KERNEL
	bool
	default y
	depends on ROMKERNEL

B
Bryan Wu 已提交
940 941
source "mm/Kconfig"

942 943 944 945 946 947 948 949
config BFIN_GPTIMERS
	tristate "Enable Blackfin General Purpose Timers API"
	default n
	help
	  Enable support for the General Purpose Timers API.  If you
	  are unsure, say N.

	  To compile this driver as a module, choose M here: the module
950
	  will be called gptimers.
951

952 953 954 955 956 957 958 959 960 961
config HAVE_PWM
	tristate "Enable PWM API support"
	depends on BFIN_GPTIMERS
	help
	  Enable support for the Pulse Width Modulation framework (as
	  found in linux/pwm.h).

	  To compile this driver as a module, choose M here: the module
	  will be called pwm.

B
Bryan Wu 已提交
962
choice
963
	prompt "Uncached DMA region"
B
Bryan Wu 已提交
964
	default DMA_UNCACHED_1M
965 966
config DMA_UNCACHED_4M
	bool "Enable 4M DMA region"
B
Bryan Wu 已提交
967 968 969 970
config DMA_UNCACHED_2M
	bool "Enable 2M DMA region"
config DMA_UNCACHED_1M
	bool "Enable 1M DMA region"
971 972 973 974 975 976
config DMA_UNCACHED_512K
	bool "Enable 512K DMA region"
config DMA_UNCACHED_256K
	bool "Enable 256K DMA region"
config DMA_UNCACHED_128K
	bool "Enable 128K DMA region"
B
Bryan Wu 已提交
977 978 979 980 981 982
config DMA_UNCACHED_NONE
	bool "Disable DMA region"
endchoice


comment "Cache Support"
983

984
config BFIN_ICACHE
B
Bryan Wu 已提交
985
	bool "Enable ICACHE"
986 987 988 989 990 991 992 993 994 995 996
	default y
config BFIN_EXTMEM_ICACHEABLE
	bool "Enable ICACHE for external memory"
	depends on BFIN_ICACHE
	default y
config BFIN_L2_ICACHEABLE
	bool "Enable ICACHE for L2 SRAM"
	depends on BFIN_ICACHE
	depends on BF54x || BF561
	default n

997
config BFIN_DCACHE
B
Bryan Wu 已提交
998
	bool "Enable DCACHE"
999
	default y
1000
config BFIN_DCACHE_BANKA
B
Bryan Wu 已提交
1001
	bool "Enable only 16k BankA DCACHE - BankB is SRAM"
1002
	depends on BFIN_DCACHE && !BF531
B
Bryan Wu 已提交
1003
	default n
1004 1005
config BFIN_EXTMEM_DCACHEABLE
	bool "Enable DCACHE for external memory"
1006
	depends on BFIN_DCACHE
1007 1008 1009 1010 1011 1012 1013
	default y
choice
	prompt "External memory DCACHE policy"
	depends on BFIN_EXTMEM_DCACHEABLE
	default BFIN_EXTMEM_WRITEBACK if !SMP
	default BFIN_EXTMEM_WRITETHROUGH if SMP
config BFIN_EXTMEM_WRITEBACK
B
Bryan Wu 已提交
1014
	bool "Write back"
1015
	depends on !SMP
B
Bryan Wu 已提交
1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030
	help
	  Write Back Policy:
	    Cached data will be written back to SDRAM only when needed.
	    This can give a nice increase in performance, but beware of
	    broken drivers that do not properly invalidate/flush their
	    cache.

	  Write Through Policy:
	    Cached data will always be written back to SDRAM when the
	    cache is updated.  This is a completely safe setting, but
	    performance is worse than Write Back.

	  If you are unsure of the options and you want to be safe,
	  then go with Write Through.

1031
config BFIN_EXTMEM_WRITETHROUGH
B
Bryan Wu 已提交
1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049
	bool "Write through"
	help
	  Write Back Policy:
	    Cached data will be written back to SDRAM only when needed.
	    This can give a nice increase in performance, but beware of
	    broken drivers that do not properly invalidate/flush their
	    cache.

	  Write Through Policy:
	    Cached data will always be written back to SDRAM when the
	    cache is updated.  This is a completely safe setting, but
	    performance is worse than Write Back.

	  If you are unsure of the options and you want to be safe,
	  then go with Write Through.

endchoice

1050 1051 1052
config BFIN_L2_DCACHEABLE
	bool "Enable DCACHE for L2 SRAM"
	depends on BFIN_DCACHE
1053
	depends on (BF54x || BF561) && !SMP
1054
	default n
1055
choice
1056 1057 1058 1059
	prompt "L2 SRAM DCACHE policy"
	depends on BFIN_L2_DCACHEABLE
	default BFIN_L2_WRITEBACK
config BFIN_L2_WRITEBACK
1060 1061
	bool "Write back"

1062
config BFIN_L2_WRITETHROUGH
1063 1064
	bool "Write through"
endchoice
1065

1066 1067

comment "Memory Protection Unit"
1068 1069 1070 1071 1072 1073 1074 1075
config MPU
	bool "Enable the memory protection unit (EXPERIMENTAL)"
	default n
	help
	  Use the processor's MPU to protect applications from accessing
	  memory they do not own.  This comes at a performance penalty
	  and is recommended only for debugging.

1076
comment "Asynchronous Memory Configuration"
B
Bryan Wu 已提交
1077

1078
menu "EBIU_AMGCTL Global Control"
B
Bryan Wu 已提交
1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107
config C_AMCKEN
	bool "Enable CLKOUT"
	default y

config C_CDPRIO
	bool "DMA has priority over core for ext. accesses"
	default n

config C_B0PEN
	depends on BF561
	bool "Bank 0 16 bit packing enable"
	default y

config C_B1PEN
	depends on BF561
	bool "Bank 1 16 bit packing enable"
	default y

config C_B2PEN
	depends on BF561
	bool "Bank 2 16 bit packing enable"
	default y

config C_B3PEN
	depends on BF561
	bool "Bank 3 16 bit packing enable"
	default n

choice
1108
	prompt "Enable Asynchronous Memory Banks"
B
Bryan Wu 已提交
1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129
	default C_AMBEN_ALL

config C_AMBEN
	bool "Disable All Banks"

config C_AMBEN_B0
	bool "Enable Bank 0"

config C_AMBEN_B0_B1
	bool "Enable Bank 0 & 1"

config C_AMBEN_B0_B1_B2
	bool "Enable Bank 0 & 1 & 2"

config C_AMBEN_ALL
	bool "Enable All Banks"
endchoice
endmenu

menu "EBIU_AMBCTL Control"
config BANK_0
1130
	hex "Bank 0 (AMBCTL0.L)"
B
Bryan Wu 已提交
1131
	default 0x7BB0
1132 1133 1134
	help
	  These are the low 16 bits of the EBIU_AMBCTL0 MMR which are
	  used to control the Asynchronous Memory Bank 0 settings.
B
Bryan Wu 已提交
1135 1136

config BANK_1
1137
	hex "Bank 1 (AMBCTL0.H)"
B
Bryan Wu 已提交
1138
	default 0x7BB0
1139
	default 0x5558 if BF54x
1140 1141 1142
	help
	  These are the high 16 bits of the EBIU_AMBCTL0 MMR which are
	  used to control the Asynchronous Memory Bank 1 settings.
B
Bryan Wu 已提交
1143 1144

config BANK_2
1145
	hex "Bank 2 (AMBCTL1.L)"
B
Bryan Wu 已提交
1146
	default 0x7BB0
1147 1148 1149
	help
	  These are the low 16 bits of the EBIU_AMBCTL1 MMR which are
	  used to control the Asynchronous Memory Bank 2 settings.
B
Bryan Wu 已提交
1150 1151

config BANK_3
1152
	hex "Bank 3 (AMBCTL1.H)"
B
Bryan Wu 已提交
1153
	default 0x99B3
1154 1155 1156 1157
	help
	  These are the high 16 bits of the EBIU_AMBCTL1 MMR which are
	  used to control the Asynchronous Memory Bank 3 settings.

B
Bryan Wu 已提交
1158 1159
endmenu

1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173
config EBIU_MBSCTLVAL
	hex "EBIU Bank Select Control Register"
	depends on BF54x
	default 0

config EBIU_MODEVAL
	hex "Flash Memory Mode Control Register"
	depends on BF54x
	default 1

config EBIU_FCTLVAL
	hex "Flash Memory Bank Control Register"
	depends on BF54x
	default 6
B
Bryan Wu 已提交
1174 1175 1176 1177 1178 1179 1180
endmenu

#############################################################################
menu "Bus options (PCI, PCMCIA, EISA, MCA, ISA)"

config PCI
	bool "PCI support"
1181
	depends on BROKEN
B
Bryan Wu 已提交
1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199
	help
	  Support for PCI bus.

source "drivers/pci/Kconfig"

source "drivers/pcmcia/Kconfig"

source "drivers/pci/hotplug/Kconfig"

endmenu

menu "Executable file formats"

source "fs/Kconfig.binfmt"

endmenu

menu "Power management options"
1200

B
Bryan Wu 已提交
1201 1202
source "kernel/power/Kconfig"

1203 1204 1205
config ARCH_SUSPEND_POSSIBLE
	def_bool y

B
Bryan Wu 已提交
1206
choice
1207
	prompt "Standby Power Saving Mode"
B
Bryan Wu 已提交
1208
	depends on PM
1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225
	default PM_BFIN_SLEEP_DEEPER
config  PM_BFIN_SLEEP_DEEPER
	bool "Sleep Deeper"
	help
	  Sleep "Deeper" Mode (High Power Savings) - This mode reduces dynamic
	  power dissipation by disabling the clock to the processor core (CCLK).
	  Furthermore, Standby sets the internal power supply voltage (VDDINT)
	  to 0.85 V to provide the greatest power savings, while preserving the
	  processor state.
	  The PLL and system clock (SCLK) continue to operate at a very low
	  frequency of about 3.3 MHz. To preserve data integrity in the SDRAM,
	  the SDRAM is put into Self Refresh Mode. Typically an external event
	  such as GPIO interrupt or RTC activity wakes up the processor.
	  Various Peripherals such as UART, SPORT, PPI may not function as
	  normal during Sleep Deeper, due to the reduced SCLK frequency.
	  When in the sleep mode, system DMA access to L1 memory is not supported.

1226 1227
	  If unsure, select "Sleep Deeper".

1228 1229 1230 1231 1232 1233 1234
config  PM_BFIN_SLEEP
	bool "Sleep"
	help
	  Sleep Mode (High Power Savings) - The sleep mode reduces power
	  dissipation by disabling the clock to the processor core (CCLK).
	  The PLL and system clock (SCLK), however, continue to operate in
	  this mode. Typically an external event or RTC activity will wake
1235 1236 1237 1238
	  up the processor. When in the sleep mode, system DMA access to L1
	  memory is not supported.

	  If unsure, select "Sleep Deeper".
1239
endchoice
B
Bryan Wu 已提交
1240

1241 1242 1243 1244 1245
comment "Possible Suspend Mem / Hibernate Wake-Up Sources"
	depends on PM

config PM_BFIN_WAKE_PH6
	bool "Allow Wake-Up from on-chip PHY or PH6 GP"
1246
	depends on PM && (BF51x || BF52x || BF534 || BF536 || BF537)
1247 1248 1249 1250 1251 1252 1253 1254 1255 1256
	default n
	help
	  Enable PHY and PH6 GP Wake-Up (Voltage Regulator Power-Up)

config PM_BFIN_WAKE_GP
	bool "Allow Wake-Up from GPIOs"
	depends on PM && BF54x
	default n
	help
	  Enable General-Purpose Wake-Up (Voltage Regulator Power-Up)
1257 1258 1259 1260 1261 1262
	  (all processors, except ADSP-BF549). This option sets
	  the general-purpose wake-up enable (GPWE) control bit to enable
	  wake-up upon detection of an active low signal on the /GPW (PH7) pin.
	  On ADSP-BF549 this option enables the the same functionality on the
	  /MRXON pin also PH7.

B
Bryan Wu 已提交
1263 1264 1265 1266 1267 1268
endmenu

menu "CPU Frequency scaling"

source "drivers/cpufreq/Kconfig"

1269 1270 1271 1272 1273 1274
config BFIN_CPU_FREQ
	bool
	depends on CPU_FREQ
	select CPU_FREQ_TABLE
	default y

1275 1276
config CPU_VOLTAGE
	bool "CPU Voltage scaling"
1277
	depends on EXPERIMENTAL
1278 1279 1280 1281 1282
	depends on CPU_FREQ
	default n
	help
	  Say Y here if you want CPU voltage scaling according to the CPU frequency.
	  This option violates the PLL BYPASS recommendation in the Blackfin Processor
1283
	  manuals. There is a theoretical risk that during VDDINT transitions
1284 1285
	  the PLL may unlock.

B
Bryan Wu 已提交
1286 1287 1288 1289 1290 1291
endmenu

source "net/Kconfig"

source "drivers/Kconfig"

1292 1293
source "drivers/firmware/Kconfig"

B
Bryan Wu 已提交
1294 1295
source "fs/Kconfig"

1296
source "arch/blackfin/Kconfig.debug"
B
Bryan Wu 已提交
1297 1298 1299 1300 1301 1302

source "security/Kconfig"

source "crypto/Kconfig"

source "lib/Kconfig"
反馈
建议
客服 返回
顶部