- 09 7月, 2012 1 次提交
-
-
由 Alexander Shiyan 提交于
This patch adds missing definitions for DISP, GPT and CCM pads. These pins are not used by kernel, but may be helpful for custom boards. Signed-off-by: NAlexander Shiyan <shc_work@mail.ru> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 02 5月, 2012 1 次提交
-
-
由 Alexander Shiyan 提交于
Signed-off-by: NAlexander Shiyan <shc_work@mail.ru> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 17 8月, 2011 1 次提交
-
-
由 Troy Kisky 提交于
Delete about 700 used only once symbols. I used the following script to clean up the file, iomux-mx51.h. cp iomux-mx51.h iomux-mx51.h.cpy sed -n iomux-mx51.h.cpy \ -e 's/#define[ \x09]\+\(_MX5[0-9a-zA-Z_]*\)[ \x09]\+\(.\+\)/s@\1@\2@g/p' >t.tmp sed iomux-mx51.h.cpy \ -e '/define[ \x09]\+_MX5/d' \ -f t.tmp \ -e 's/,[ \x09]*\([^,]\+\)/, \1/g' \ -e 's/, 0)[ \x09]*|[ \x09]*MUX_PAD_CTRL(/, /' \ -e 's/(IOMUX_PAD(\(.*\)))/IOMUX_PAD(\1)/' \ -e 's/0x\([0-9a-fA-F]\{2\}\)[ \x09]*,/0x0\1,/' \ -e 's/0x0\([0-9a-fA-F]\{3\}\)[ \x09]*,/0x\1,/' \ -e '/#include <mach\/iomux-v3.h/ a#define __NA_\x090x000\n' \ -e 's/0x[0]\{1,3\},/__NA_,/' \ -e 's/#define[ \x09]\+\(MX5[0-9a-zA-Z_]*\)[ \x09]\+\(IOMUX_PAD.\+\)/#define \1\x09\2/' \ -e 's/\(#define MX5[^\x09]\{5,12\}\)\x09\(IOMUX_PAD.\+\)/\1\x09\x09\x09\x09\2/' \ -e 's/\(#define MX5[^\x09]\{13,20\}\)\x09\(IOMUX_PAD.\+\)/\1\x09\x09\x09\2/' \ -e 's/\(#define MX5[^\x09]\{21,28\}\)\x09\(IOMUX_PAD.\+\)/\1\x09\x09\2/' \ -e 's/\(#define MX5[^\x09]\{29,36\}\)\x09\(IOMUX_PAD.\+\)/\1\x09\2/' \ -e 's/\(#define MX5[^\x09]\{45,\}\)\x09\(IOMUX_PAD.\+\)/\1\x09\\\n\x09\x09\x09\x09\x09\x09\2/' \ -e 's/, IOMUX_CONFIG_SION,/, 0 | IOMUX_CONFIG_SION,/' \ -e 's/\((0x[0-9a-fA-F]*, 0x[0-9a-fA-F]*, \)0x0\([0-9a-fA-F]\{2\},\)/\10x\2/' >iomux-mx51.h Signed-off-by: NTroy Kisky <troy.kisky@boundarydevices.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 10 3月, 2011 1 次提交
-
-
由 Richard Zhu 提交于
Some cards have the CRC errors in read on mx51 BBG board. Configure the eSDHC pad configurations to level up the compatibility to fix this issue. Signed-off-by: NRichard Zhu <Hong-Xing.Zhu@freescale.com> Tested-by: NShawn Guo <shawn.guo@freescale.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 12 2月, 2011 1 次提交
-
-
由 Julien Boibessot 提交于
Fixes 2 small regressions of recent iomux changes: - current MX51_PAD_UART2_TXD__UART2_TXD declaration overwrites IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT register (0x09ec) and prevent UART2 Rx from working properly. (Tested on my custom i.MX51 board where UART2 is used as console) - current MX51_PAD_USBH1_DATA2__UART2_TXD declaration also has the same problem. (Not tested) Signed-off-by: NJulien Boibessot <julien.boibessot@armadeus.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 15 12月, 2010 1 次提交
-
-
由 Sascha Hauer 提交于
This iomux file has been constructed from the Freescale pinmux tool. It contains all pins from the tool, but the datasheet lists some configurations not present in the tool, these are not yet added. Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 24 11月, 2010 4 次提交
-
-
由 Arnaud Patard (Rtp) 提交于
s/NO_PAD_CTRL/MX51_GPIO_PAD_CTRL/ Signed-off-by: NArnaud Patard <arnaud.patard@rtp-net.org> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Arnaud Patard (Rtp) 提交于
Add definitions for configuring CSI1_{H,V}SYNC as GPIO Signed-off-by: NArnaud Patard <arnaud.patard@rtp-net.org> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Arnaud Patard (Rtp) 提交于
- add definition to configure pads as ESDHC{1,2} WP and CD Signed-off-by: NArnaud Patard <arnaud.patard@rtp-net.org> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Arnaud Patard (Rtp) 提交于
- ALT0 is used to set GPIO mode of GPIO_1_{2,3,4,5,6,7,8,9} but it's ALT1 for GPIO_1_{0,1}. Signed-off-by: NArnaud Patard <arnaud.patard@rtp-net.org> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 26 10月, 2010 1 次提交
-
-
由 Dinh Nguyen 提交于
Add imx_add_gpio_keys function to add gpio-keys in plat-mxc Signed-off-by: NDinh Nguyen <Dinh.Nguyen@freescale.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 20 10月, 2010 2 次提交
-
-
由 Eric Bénard 提交于
this patch really configure the GPIO in GPIO mode. Signed-off-by: NEric Bénard <eric@eukrea.com>
-
由 Eric Bénard 提交于
Based on original patch from: Richard Zhu <r65037@freescale.com> Signed-off-by: NEric Bénard <eric@eukrea.com>
-
- 11 10月, 2010 1 次提交
-
-
由 Sascha Hauer 提交于
Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de> Signed-off-by: NUwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 01 10月, 2010 4 次提交
-
-
由 Sascha Hauer 提交于
Signed-off-by: NUwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Sascha Hauer 提交于
Signed-off-by: NUwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Sascha Hauer 提交于
Signed-off-by: NUwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Jason Wang 提交于
On the imx51_3ds board, eCSPI2 is connected to a SPI NOR flash, now add iomux definitions for those used pins. Signed-off-by: NJason Wang <jason77.wang@gmail.com> Acked-by: NGrant Likely <grant.likely@secretlab.ca> Signed-off-by: NUwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 27 9月, 2010 1 次提交
-
-
由 Fabio Estevam 提交于
Tested it by booting a rootfs via NFS. Signed-off-by: NFabio Estevam <fabio.estevam@freescale.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de> Signed-off-by: NUwe Kleine-König <u.kleine-koenig@pengutronix.de>
-
- 26 7月, 2010 5 次提交
-
-
由 Eric Bénard 提交于
Signed-off-by: NEric Bénard <eric@eukrea.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Jason Wang 提交于
Add UART2 CTS/RTS and UART3 RXD/TXD pad definitons for imx51_3ds board, add GPIO_1_6 definiton because this pin is used as a CPLD parent irq request pin on imx51_3ds board. Signed-off-by: NJason Wang <jason77.wang@gmail.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Jason Wang 提交于
For pad EIM_D27 to work in UART3_RTS mode, the input path should be 3 instead of 0; for pad USBH1_STP to work in GPIO_1_27 mode, the mux value should be 2 instead of 8. Signed-off-by: NJason Wang <jason77.wang@gmail.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Amit Kucheria 提交于
The pads capable of being used as GPIOs had their pad-name and mode-name switched. Also, fix the following: - Whitespace fixes - Replace IOMUX_CONFIG_ALTn with 'n' Signed-off-by: NAmit Kucheria <amit.kucheria@canonical.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
由 Dinh Nguyen 提交于
This patch adds I2C functionality to the Freescale MX51 Babbage HW. The patch adds device structures, i2c board slave device defines, IOMUX pin defines, and clocks. Signed-off-by: NDinh Nguyen <Dinh.Nguyen@freescale.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 18 5月, 2010 1 次提交
-
-
由 Dinh Nguyen 提交于
This patch de-asserts the reset line that is connected to the USB ULPI PHY on USB Host1. This patch should be included with the original USB host enablement set of patches of mx51 babbage hw, but was accidentily left out. Signed-off-by: NDinh Nguyen <Dinh.Nguyen@freescale.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 03 5月, 2010 1 次提交
-
-
由 Dinh Nguyen 提交于
This patch is part of enabling USB for Freescale MX51 Babbage HW. This patch updates the iomux pins for USB, and gpio line for reset the USB hub on the MX51 Babbage HW. This patch applies to 2.6.34-rc6. Signed-off-by: NDinh Nguyen <Dinh.Nguyen@freescale.com> Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>
-
- 10 2月, 2010 1 次提交
-
-
由 Amit Kucheria 提交于
Add basic clock support, cpu identification, I/O mapping, interrupt controller, serial port and ethernet. Signed-off-by: NAmit Kucheria <amit.kucheria@canonical.com>
-