pwm-lpss.c 4.9 KB
Newer Older
1 2 3 4 5 6 7 8
/*
 * Intel Low Power Subsystem PWM controller driver
 *
 * Copyright (C) 2014, Intel Corporation
 * Author: Mika Westerberg <mika.westerberg@linux.intel.com>
 * Author: Chew Kean Ho <kean.ho.chew@intel.com>
 * Author: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com>
 * Author: Chew Chiau Ee <chiau.ee.chew@intel.com>
9
 * Author: Alan Cox <alan@linux.intel.com>
10 11 12 13 14 15
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

16
#include <linux/delay.h>
17
#include <linux/io.h>
18 19
#include <linux/kernel.h>
#include <linux/module.h>
Q
Qipeng Zha 已提交
20
#include <linux/pm_runtime.h>
21
#include <linux/time.h>
22

23
#include "pwm-lpss.h"
24 25 26 27 28 29 30 31

#define PWM				0x00000000
#define PWM_ENABLE			BIT(31)
#define PWM_SW_UPDATE			BIT(30)
#define PWM_BASE_UNIT_SHIFT		8
#define PWM_ON_TIME_DIV_MASK		0x000000ff
#define PWM_DIVISION_CORRECTION		0x2

32 33 34
/* Size of each PWM register space if multiple */
#define PWM_SIZE			0x400

35 36 37
struct pwm_lpss_chip {
	struct pwm_chip chip;
	void __iomem *regs;
38
	const struct pwm_lpss_boardinfo *info;
39 40 41
};

/* BayTrail */
42
const struct pwm_lpss_boardinfo pwm_lpss_byt_info = {
43 44
	.clk_rate = 25000000,
	.npwm = 1,
45
	.base_unit_bits = 16,
46
};
47
EXPORT_SYMBOL_GPL(pwm_lpss_byt_info);
48

49
/* Braswell */
50
const struct pwm_lpss_boardinfo pwm_lpss_bsw_info = {
51 52
	.clk_rate = 19200000,
	.npwm = 1,
53
	.base_unit_bits = 16,
54
};
55
EXPORT_SYMBOL_GPL(pwm_lpss_bsw_info);
56

57 58 59 60
/* Broxton */
const struct pwm_lpss_boardinfo pwm_lpss_bxt_info = {
	.clk_rate = 19200000,
	.npwm = 4,
61
	.base_unit_bits = 22,
62 63 64
};
EXPORT_SYMBOL_GPL(pwm_lpss_bxt_info);

65 66 67 68 69
static inline struct pwm_lpss_chip *to_lpwm(struct pwm_chip *chip)
{
	return container_of(chip, struct pwm_lpss_chip, chip);
}

70 71 72 73 74 75 76 77 78 79 80 81 82 83
static inline u32 pwm_lpss_read(const struct pwm_device *pwm)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(pwm->chip);

	return readl(lpwm->regs + pwm->hwpwm * PWM_SIZE + PWM);
}

static inline void pwm_lpss_write(const struct pwm_device *pwm, u32 value)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(pwm->chip);

	writel(value, lpwm->regs + pwm->hwpwm * PWM_SIZE + PWM);
}

84 85 86 87 88 89 90
static void pwm_lpss_update(struct pwm_device *pwm)
{
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) | PWM_SW_UPDATE);
	/* Give it some time to propagate */
	usleep_range(10, 50);
}

91 92 93 94 95
static int pwm_lpss_config(struct pwm_chip *chip, struct pwm_device *pwm,
			   int duty_ns, int period_ns)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(chip);
	u8 on_time_div;
96 97
	unsigned long c, base_unit_range;
	unsigned long long base_unit, freq = NSEC_PER_SEC;
98 99 100 101
	u32 ctrl;

	do_div(freq, period_ns);

102 103 104 105 106 107
	/*
	 * The equation is:
	 * base_unit = ((freq / c) * base_unit_range) + correction
	 */
	base_unit_range = BIT(lpwm->info->base_unit_bits);
	base_unit = freq * base_unit_range;
108

109
	c = lpwm->info->clk_rate;
110 111 112 113 114 115 116 117 118 119
	if (!c)
		return -EINVAL;

	do_div(base_unit, c);
	base_unit += PWM_DIVISION_CORRECTION;

	if (duty_ns <= 0)
		duty_ns = 1;
	on_time_div = 255 - (255 * duty_ns / period_ns);

Q
Qipeng Zha 已提交
120 121
	pm_runtime_get_sync(chip->dev);

122
	ctrl = pwm_lpss_read(pwm);
123 124 125 126
	ctrl &= ~PWM_ON_TIME_DIV_MASK;
	ctrl &= ~((base_unit_range - 1) << PWM_BASE_UNIT_SHIFT);
	base_unit &= (base_unit_range - 1);
	ctrl |= (u32) base_unit << PWM_BASE_UNIT_SHIFT;
127
	ctrl |= on_time_div;
128
	pwm_lpss_write(pwm, ctrl);
129

130 131 132 133 134 135 136
	/*
	 * If the PWM is already enabled we need to notify the hardware
	 * about the change by setting PWM_SW_UPDATE.
	 */
	if (pwm_is_enabled(pwm))
		pwm_lpss_update(pwm);

Q
Qipeng Zha 已提交
137 138
	pm_runtime_put(chip->dev);

139 140 141 142 143
	return 0;
}

static int pwm_lpss_enable(struct pwm_chip *chip, struct pwm_device *pwm)
{
Q
Qipeng Zha 已提交
144
	pm_runtime_get_sync(chip->dev);
145 146 147 148 149 150

	/*
	 * Hardware must first see PWM_SW_UPDATE before the PWM can be
	 * enabled.
	 */
	pwm_lpss_update(pwm);
151
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) | PWM_ENABLE);
152 153 154 155 156
	return 0;
}

static void pwm_lpss_disable(struct pwm_chip *chip, struct pwm_device *pwm)
{
157
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) & ~PWM_ENABLE);
Q
Qipeng Zha 已提交
158
	pm_runtime_put(chip->dev);
159 160 161 162 163 164 165 166 167
}

static const struct pwm_ops pwm_lpss_ops = {
	.config = pwm_lpss_config,
	.enable = pwm_lpss_enable,
	.disable = pwm_lpss_disable,
	.owner = THIS_MODULE,
};

168 169
struct pwm_lpss_chip *pwm_lpss_probe(struct device *dev, struct resource *r,
				     const struct pwm_lpss_boardinfo *info)
170 171 172 173
{
	struct pwm_lpss_chip *lpwm;
	int ret;

174
	lpwm = devm_kzalloc(dev, sizeof(*lpwm), GFP_KERNEL);
175
	if (!lpwm)
176
		return ERR_PTR(-ENOMEM);
177

178
	lpwm->regs = devm_ioremap_resource(dev, r);
179
	if (IS_ERR(lpwm->regs))
180
		return ERR_CAST(lpwm->regs);
181

182
	lpwm->info = info;
183
	lpwm->chip.dev = dev;
184 185
	lpwm->chip.ops = &pwm_lpss_ops;
	lpwm->chip.base = -1;
186
	lpwm->chip.npwm = info->npwm;
187 188 189

	ret = pwmchip_add(&lpwm->chip);
	if (ret) {
190 191
		dev_err(dev, "failed to add PWM chip: %d\n", ret);
		return ERR_PTR(ret);
192 193
	}

194
	return lpwm;
195
}
196
EXPORT_SYMBOL_GPL(pwm_lpss_probe);
197

198
int pwm_lpss_remove(struct pwm_lpss_chip *lpwm)
199 200 201
{
	return pwmchip_remove(&lpwm->chip);
}
202
EXPORT_SYMBOL_GPL(pwm_lpss_remove);
203 204 205 206

MODULE_DESCRIPTION("PWM driver for Intel LPSS");
MODULE_AUTHOR("Mika Westerberg <mika.westerberg@linux.intel.com>");
MODULE_LICENSE("GPL v2");