pwm-lpss.c 4.4 KB
Newer Older
1 2 3 4 5 6 7 8
/*
 * Intel Low Power Subsystem PWM controller driver
 *
 * Copyright (C) 2014, Intel Corporation
 * Author: Mika Westerberg <mika.westerberg@linux.intel.com>
 * Author: Chew Kean Ho <kean.ho.chew@intel.com>
 * Author: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com>
 * Author: Chew Chiau Ee <chiau.ee.chew@intel.com>
9
 * Author: Alan Cox <alan@linux.intel.com>
10 11 12 13 14 15
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

16
#include <linux/io.h>
17 18
#include <linux/kernel.h>
#include <linux/module.h>
Q
Qipeng Zha 已提交
19
#include <linux/pm_runtime.h>
20

21
#include "pwm-lpss.h"
22 23 24 25 26 27 28 29 30 31 32

#define PWM				0x00000000
#define PWM_ENABLE			BIT(31)
#define PWM_SW_UPDATE			BIT(30)
#define PWM_BASE_UNIT_SHIFT		8
#define PWM_BASE_UNIT_MASK		0x00ffff00
#define PWM_ON_TIME_DIV_MASK		0x000000ff
#define PWM_DIVISION_CORRECTION		0x2
#define PWM_LIMIT			(0x8000 + PWM_DIVISION_CORRECTION)
#define NSECS_PER_SEC			1000000000UL

33 34 35
/* Size of each PWM register space if multiple */
#define PWM_SIZE			0x400

36 37 38
struct pwm_lpss_chip {
	struct pwm_chip chip;
	void __iomem *regs;
39 40 41 42
	unsigned long clk_rate;
};

/* BayTrail */
43
const struct pwm_lpss_boardinfo pwm_lpss_byt_info = {
44 45
	.clk_rate = 25000000,
	.npwm = 1,
46
};
47
EXPORT_SYMBOL_GPL(pwm_lpss_byt_info);
48

49
/* Braswell */
50
const struct pwm_lpss_boardinfo pwm_lpss_bsw_info = {
51 52
	.clk_rate = 19200000,
	.npwm = 1,
53
};
54
EXPORT_SYMBOL_GPL(pwm_lpss_bsw_info);
55

56 57 58 59 60 61 62
/* Broxton */
const struct pwm_lpss_boardinfo pwm_lpss_bxt_info = {
	.clk_rate = 19200000,
	.npwm = 4,
};
EXPORT_SYMBOL_GPL(pwm_lpss_bxt_info);

63 64 65 66 67
static inline struct pwm_lpss_chip *to_lpwm(struct pwm_chip *chip)
{
	return container_of(chip, struct pwm_lpss_chip, chip);
}

68 69 70 71 72 73 74 75 76 77 78 79 80 81
static inline u32 pwm_lpss_read(const struct pwm_device *pwm)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(pwm->chip);

	return readl(lpwm->regs + pwm->hwpwm * PWM_SIZE + PWM);
}

static inline void pwm_lpss_write(const struct pwm_device *pwm, u32 value)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(pwm->chip);

	writel(value, lpwm->regs + pwm->hwpwm * PWM_SIZE + PWM);
}

82 83 84 85 86 87 88 89 90 91 92 93 94 95
static int pwm_lpss_config(struct pwm_chip *chip, struct pwm_device *pwm,
			   int duty_ns, int period_ns)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(chip);
	u8 on_time_div;
	unsigned long c;
	unsigned long long base_unit, freq = NSECS_PER_SEC;
	u32 ctrl;

	do_div(freq, period_ns);

	/* The equation is: base_unit = ((freq / c) * 65536) + correction */
	base_unit = freq * 65536;

96
	c = lpwm->clk_rate;
97 98 99 100 101 102 103 104 105 106 107 108
	if (!c)
		return -EINVAL;

	do_div(base_unit, c);
	base_unit += PWM_DIVISION_CORRECTION;
	if (base_unit > PWM_LIMIT)
		return -EINVAL;

	if (duty_ns <= 0)
		duty_ns = 1;
	on_time_div = 255 - (255 * duty_ns / period_ns);

Q
Qipeng Zha 已提交
109 110
	pm_runtime_get_sync(chip->dev);

111
	ctrl = pwm_lpss_read(pwm);
112 113 114 115 116
	ctrl &= ~(PWM_BASE_UNIT_MASK | PWM_ON_TIME_DIV_MASK);
	ctrl |= (u16) base_unit << PWM_BASE_UNIT_SHIFT;
	ctrl |= on_time_div;
	/* request PWM to update on next cycle */
	ctrl |= PWM_SW_UPDATE;
117
	pwm_lpss_write(pwm, ctrl);
118

Q
Qipeng Zha 已提交
119 120
	pm_runtime_put(chip->dev);

121 122 123 124 125
	return 0;
}

static int pwm_lpss_enable(struct pwm_chip *chip, struct pwm_device *pwm)
{
Q
Qipeng Zha 已提交
126
	pm_runtime_get_sync(chip->dev);
127
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) | PWM_ENABLE);
128 129 130 131 132
	return 0;
}

static void pwm_lpss_disable(struct pwm_chip *chip, struct pwm_device *pwm)
{
133
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) & ~PWM_ENABLE);
Q
Qipeng Zha 已提交
134
	pm_runtime_put(chip->dev);
135 136 137 138 139 140 141 142 143
}

static const struct pwm_ops pwm_lpss_ops = {
	.config = pwm_lpss_config,
	.enable = pwm_lpss_enable,
	.disable = pwm_lpss_disable,
	.owner = THIS_MODULE,
};

144 145
struct pwm_lpss_chip *pwm_lpss_probe(struct device *dev, struct resource *r,
				     const struct pwm_lpss_boardinfo *info)
146 147 148 149
{
	struct pwm_lpss_chip *lpwm;
	int ret;

150
	lpwm = devm_kzalloc(dev, sizeof(*lpwm), GFP_KERNEL);
151
	if (!lpwm)
152
		return ERR_PTR(-ENOMEM);
153

154
	lpwm->regs = devm_ioremap_resource(dev, r);
155
	if (IS_ERR(lpwm->regs))
156
		return ERR_CAST(lpwm->regs);
157

158
	lpwm->clk_rate = info->clk_rate;
159
	lpwm->chip.dev = dev;
160 161
	lpwm->chip.ops = &pwm_lpss_ops;
	lpwm->chip.base = -1;
162
	lpwm->chip.npwm = info->npwm;
163 164 165

	ret = pwmchip_add(&lpwm->chip);
	if (ret) {
166 167
		dev_err(dev, "failed to add PWM chip: %d\n", ret);
		return ERR_PTR(ret);
168 169
	}

170
	return lpwm;
171
}
172
EXPORT_SYMBOL_GPL(pwm_lpss_probe);
173

174
int pwm_lpss_remove(struct pwm_lpss_chip *lpwm)
175 176 177
{
	return pwmchip_remove(&lpwm->chip);
}
178
EXPORT_SYMBOL_GPL(pwm_lpss_remove);
179 180 181 182

MODULE_DESCRIPTION("PWM driver for Intel LPSS");
MODULE_AUTHOR("Mika Westerberg <mika.westerberg@linux.intel.com>");
MODULE_LICENSE("GPL v2");