pwm-lpss.c 4.5 KB
Newer Older
1 2 3 4 5 6 7 8
/*
 * Intel Low Power Subsystem PWM controller driver
 *
 * Copyright (C) 2014, Intel Corporation
 * Author: Mika Westerberg <mika.westerberg@linux.intel.com>
 * Author: Chew Kean Ho <kean.ho.chew@intel.com>
 * Author: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com>
 * Author: Chew Chiau Ee <chiau.ee.chew@intel.com>
9
 * Author: Alan Cox <alan@linux.intel.com>
10 11 12 13 14 15
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

16
#include <linux/io.h>
17 18
#include <linux/kernel.h>
#include <linux/module.h>
Q
Qipeng Zha 已提交
19
#include <linux/pm_runtime.h>
20
#include <linux/time.h>
21

22
#include "pwm-lpss.h"
23 24 25 26 27 28 29 30

#define PWM				0x00000000
#define PWM_ENABLE			BIT(31)
#define PWM_SW_UPDATE			BIT(30)
#define PWM_BASE_UNIT_SHIFT		8
#define PWM_ON_TIME_DIV_MASK		0x000000ff
#define PWM_DIVISION_CORRECTION		0x2

31 32 33
/* Size of each PWM register space if multiple */
#define PWM_SIZE			0x400

34 35 36
struct pwm_lpss_chip {
	struct pwm_chip chip;
	void __iomem *regs;
37
	const struct pwm_lpss_boardinfo *info;
38 39 40
};

/* BayTrail */
41
const struct pwm_lpss_boardinfo pwm_lpss_byt_info = {
42 43
	.clk_rate = 25000000,
	.npwm = 1,
44
	.base_unit_bits = 16,
45
};
46
EXPORT_SYMBOL_GPL(pwm_lpss_byt_info);
47

48
/* Braswell */
49
const struct pwm_lpss_boardinfo pwm_lpss_bsw_info = {
50 51
	.clk_rate = 19200000,
	.npwm = 1,
52
	.base_unit_bits = 16,
53
};
54
EXPORT_SYMBOL_GPL(pwm_lpss_bsw_info);
55

56 57 58 59
/* Broxton */
const struct pwm_lpss_boardinfo pwm_lpss_bxt_info = {
	.clk_rate = 19200000,
	.npwm = 4,
60
	.base_unit_bits = 22,
61 62 63
};
EXPORT_SYMBOL_GPL(pwm_lpss_bxt_info);

64 65 66 67 68
static inline struct pwm_lpss_chip *to_lpwm(struct pwm_chip *chip)
{
	return container_of(chip, struct pwm_lpss_chip, chip);
}

69 70 71 72 73 74 75 76 77 78 79 80 81 82
static inline u32 pwm_lpss_read(const struct pwm_device *pwm)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(pwm->chip);

	return readl(lpwm->regs + pwm->hwpwm * PWM_SIZE + PWM);
}

static inline void pwm_lpss_write(const struct pwm_device *pwm, u32 value)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(pwm->chip);

	writel(value, lpwm->regs + pwm->hwpwm * PWM_SIZE + PWM);
}

83 84 85 86 87
static int pwm_lpss_config(struct pwm_chip *chip, struct pwm_device *pwm,
			   int duty_ns, int period_ns)
{
	struct pwm_lpss_chip *lpwm = to_lpwm(chip);
	u8 on_time_div;
88 89
	unsigned long c, base_unit_range;
	unsigned long long base_unit, freq = NSEC_PER_SEC;
90 91 92 93
	u32 ctrl;

	do_div(freq, period_ns);

94 95 96 97 98 99
	/*
	 * The equation is:
	 * base_unit = ((freq / c) * base_unit_range) + correction
	 */
	base_unit_range = BIT(lpwm->info->base_unit_bits);
	base_unit = freq * base_unit_range;
100

101
	c = lpwm->info->clk_rate;
102 103 104 105 106 107 108 109 110 111
	if (!c)
		return -EINVAL;

	do_div(base_unit, c);
	base_unit += PWM_DIVISION_CORRECTION;

	if (duty_ns <= 0)
		duty_ns = 1;
	on_time_div = 255 - (255 * duty_ns / period_ns);

Q
Qipeng Zha 已提交
112 113
	pm_runtime_get_sync(chip->dev);

114
	ctrl = pwm_lpss_read(pwm);
115 116 117 118
	ctrl &= ~PWM_ON_TIME_DIV_MASK;
	ctrl &= ~((base_unit_range - 1) << PWM_BASE_UNIT_SHIFT);
	base_unit &= (base_unit_range - 1);
	ctrl |= (u32) base_unit << PWM_BASE_UNIT_SHIFT;
119 120 121
	ctrl |= on_time_div;
	/* request PWM to update on next cycle */
	ctrl |= PWM_SW_UPDATE;
122
	pwm_lpss_write(pwm, ctrl);
123

Q
Qipeng Zha 已提交
124 125
	pm_runtime_put(chip->dev);

126 127 128 129 130
	return 0;
}

static int pwm_lpss_enable(struct pwm_chip *chip, struct pwm_device *pwm)
{
Q
Qipeng Zha 已提交
131
	pm_runtime_get_sync(chip->dev);
132
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) | PWM_ENABLE);
133 134 135 136 137
	return 0;
}

static void pwm_lpss_disable(struct pwm_chip *chip, struct pwm_device *pwm)
{
138
	pwm_lpss_write(pwm, pwm_lpss_read(pwm) & ~PWM_ENABLE);
Q
Qipeng Zha 已提交
139
	pm_runtime_put(chip->dev);
140 141 142 143 144 145 146 147 148
}

static const struct pwm_ops pwm_lpss_ops = {
	.config = pwm_lpss_config,
	.enable = pwm_lpss_enable,
	.disable = pwm_lpss_disable,
	.owner = THIS_MODULE,
};

149 150
struct pwm_lpss_chip *pwm_lpss_probe(struct device *dev, struct resource *r,
				     const struct pwm_lpss_boardinfo *info)
151 152 153 154
{
	struct pwm_lpss_chip *lpwm;
	int ret;

155
	lpwm = devm_kzalloc(dev, sizeof(*lpwm), GFP_KERNEL);
156
	if (!lpwm)
157
		return ERR_PTR(-ENOMEM);
158

159
	lpwm->regs = devm_ioremap_resource(dev, r);
160
	if (IS_ERR(lpwm->regs))
161
		return ERR_CAST(lpwm->regs);
162

163
	lpwm->info = info;
164
	lpwm->chip.dev = dev;
165 166
	lpwm->chip.ops = &pwm_lpss_ops;
	lpwm->chip.base = -1;
167
	lpwm->chip.npwm = info->npwm;
168 169 170

	ret = pwmchip_add(&lpwm->chip);
	if (ret) {
171 172
		dev_err(dev, "failed to add PWM chip: %d\n", ret);
		return ERR_PTR(ret);
173 174
	}

175
	return lpwm;
176
}
177
EXPORT_SYMBOL_GPL(pwm_lpss_probe);
178

179
int pwm_lpss_remove(struct pwm_lpss_chip *lpwm)
180 181 182
{
	return pwmchip_remove(&lpwm->chip);
}
183
EXPORT_SYMBOL_GPL(pwm_lpss_remove);
184 185 186 187

MODULE_DESCRIPTION("PWM driver for Intel LPSS");
MODULE_AUTHOR("Mika Westerberg <mika.westerberg@linux.intel.com>");
MODULE_LICENSE("GPL v2");