i915_drv.h 44.4 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29 30 31 32

#ifndef _I915_DRV_H_
#define _I915_DRV_H_

33
#include "i915_reg.h"
J
Jesse Barnes 已提交
34
#include "intel_bios.h"
35
#include "intel_ringbuffer.h"
36
#include <linux/io-mapping.h>
37
#include <linux/i2c.h>
38
#include <linux/i2c-algo-bit.h>
39
#include <drm/intel-gtt.h>
40
#include <linux/backlight.h>
41

L
Linus Torvalds 已提交
42 43 44 45 46 47 48
/* General customization:
 */

#define DRIVER_AUTHOR		"Tungsten Graphics, Inc."

#define DRIVER_NAME		"i915"
#define DRIVER_DESC		"Intel Graphics"
49
#define DRIVER_DATE		"20080730"
L
Linus Torvalds 已提交
50

51 52 53
enum pipe {
	PIPE_A = 0,
	PIPE_B,
54 55
	PIPE_C,
	I915_MAX_PIPES
56
};
57
#define pipe_name(p) ((p) + 'A')
58

59 60 61
enum plane {
	PLANE_A = 0,
	PLANE_B,
62
	PLANE_C,
63
};
64
#define plane_name(p) ((p) + 'A')
65

66 67
#define I915_GEM_GPU_DOMAINS	(~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT))

68 69
#define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++)

L
Linus Torvalds 已提交
70 71 72
/* Interface history:
 *
 * 1.1: Original.
D
Dave Airlie 已提交
73 74
 * 1.2: Add Power Management
 * 1.3: Add vblank support
75
 * 1.4: Fix cmdbuffer path, add heap destroy
76
 * 1.5: Add vblank pipe configuration
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
77 78
 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
 *      - Support vertical blank on secondary display pipe
L
Linus Torvalds 已提交
79 80
 */
#define DRIVER_MAJOR		1
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
81
#define DRIVER_MINOR		6
L
Linus Torvalds 已提交
82 83
#define DRIVER_PATCHLEVEL	0

84
#define WATCH_COHERENCY	0
85
#define WATCH_LISTS	0
86

87 88 89 90 91 92 93 94 95
#define I915_GEM_PHYS_CURSOR_0 1
#define I915_GEM_PHYS_CURSOR_1 2
#define I915_GEM_PHYS_OVERLAY_REGS 3
#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)

struct drm_i915_gem_phys_object {
	int id;
	struct page **page_list;
	drm_dma_handle_t *handle;
96
	struct drm_i915_gem_object *cur_obj;
97 98
};

L
Linus Torvalds 已提交
99 100 101 102 103
struct mem_block {
	struct mem_block *next;
	struct mem_block *prev;
	int start;
	int size;
104
	struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
L
Linus Torvalds 已提交
105 106
};

107 108 109 110
struct opregion_header;
struct opregion_acpi;
struct opregion_swsci;
struct opregion_asle;
111
struct drm_i915_private;
112

113 114 115 116 117
struct intel_opregion {
	struct opregion_header *header;
	struct opregion_acpi *acpi;
	struct opregion_swsci *swsci;
	struct opregion_asle *asle;
118
	void *vbt;
119
	u32 __iomem *lid_state;
120
};
121
#define OPREGION_SIZE            (8*1024)
122

123 124 125
struct intel_overlay;
struct intel_overlay_error_state;

126 127 128 129
struct drm_i915_master_private {
	drm_local_map_t *sarea;
	struct _drm_i915_sarea *sarea_priv;
};
130
#define I915_FENCE_REG_NONE -1
131 132 133
#define I915_MAX_NUM_FENCES 16
/* 16 fences + sign bit for FENCE_REG_NONE */
#define I915_MAX_NUM_FENCE_BITS 5
134 135

struct drm_i915_fence_reg {
136
	struct list_head lru_list;
137
	struct drm_i915_gem_object *obj;
138
	uint32_t setup_seqno;
139
	int pin_count;
140
};
141

142
struct sdvo_device_mapping {
C
Chris Wilson 已提交
143
	u8 initialized;
144 145 146
	u8 dvo_port;
	u8 slave_addr;
	u8 dvo_wiring;
C
Chris Wilson 已提交
147
	u8 i2c_pin;
148
	u8 ddc_pin;
149 150
};

151 152
struct intel_display_error_state;

153 154 155
struct drm_i915_error_state {
	u32 eir;
	u32 pgtbl_er;
156
	u32 pipestat[I915_MAX_PIPES];
157 158
	u32 tail[I915_NUM_RINGS];
	u32 head[I915_NUM_RINGS];
159 160 161 162
	u32 ipeir[I915_NUM_RINGS];
	u32 ipehr[I915_NUM_RINGS];
	u32 instdone[I915_NUM_RINGS];
	u32 acthd[I915_NUM_RINGS];
163 164 165 166
	u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1];
	/* our own tracking of ring head and tail */
	u32 cpu_ring_head[I915_NUM_RINGS];
	u32 cpu_ring_tail[I915_NUM_RINGS];
167
	u32 error; /* gen6+ */
168 169
	u32 instpm[I915_NUM_RINGS];
	u32 instps[I915_NUM_RINGS];
170
	u32 instdone1;
171
	u32 seqno[I915_NUM_RINGS];
172
	u64 bbaddr;
173 174
	u32 fault_reg[I915_NUM_RINGS];
	u32 done_reg;
175
	u32 faddr[I915_NUM_RINGS];
176
	u64 fence[I915_MAX_NUM_FENCES];
177
	struct timeval time;
178 179 180 181 182 183 184 185 186
	struct drm_i915_error_ring {
		struct drm_i915_error_object {
			int page_count;
			u32 gtt_offset;
			u32 *pages[0];
		} *ringbuffer, *batchbuffer;
		struct drm_i915_error_request {
			long jiffies;
			u32 seqno;
187
			u32 tail;
188 189 190
		} *requests;
		int num_requests;
	} ring[I915_NUM_RINGS];
191
	struct drm_i915_error_buffer {
192
		u32 size;
193 194 195 196 197
		u32 name;
		u32 seqno;
		u32 gtt_offset;
		u32 read_domains;
		u32 write_domain;
198
		s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
199 200 201 202
		s32 pinned:2;
		u32 tiling:2;
		u32 dirty:1;
		u32 purgeable:1;
203
		s32 ring:4;
204
		u32 cache_level:2;
205 206
	} *active_bo, *pinned_bo;
	u32 active_bo_count, pinned_bo_count;
207
	struct intel_overlay_error_state *overlay;
208
	struct intel_display_error_state *display;
209 210
};

211 212
struct drm_i915_display_funcs {
	void (*dpms)(struct drm_crtc *crtc, int mode);
213
	bool (*fbc_enabled)(struct drm_device *dev);
214 215 216 217
	void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
	void (*disable_fbc)(struct drm_device *dev);
	int (*get_display_clock_speed)(struct drm_device *dev);
	int (*get_fifo_size)(struct drm_device *dev, int plane);
218
	void (*update_wm)(struct drm_device *dev);
219 220
	void (*update_sprite_wm)(struct drm_device *dev, int pipe,
				 uint32_t sprite_width, int pixel_size);
221 222 223 224 225
	int (*crtc_mode_set)(struct drm_crtc *crtc,
			     struct drm_display_mode *mode,
			     struct drm_display_mode *adjusted_mode,
			     int x, int y,
			     struct drm_framebuffer *old_fb);
226 227
	void (*write_eld)(struct drm_connector *connector,
			  struct drm_crtc *crtc);
228
	void (*fdi_link_train)(struct drm_crtc *crtc);
229
	void (*init_clock_gating)(struct drm_device *dev);
230
	void (*init_pch_clock_gating)(struct drm_device *dev);
231 232 233
	int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc,
			  struct drm_framebuffer *fb,
			  struct drm_i915_gem_object *obj);
234 235
	int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb,
			    int x, int y);
236 237
	void (*force_wake_get)(struct drm_i915_private *dev_priv);
	void (*force_wake_put)(struct drm_i915_private *dev_priv);
238 239 240 241 242 243 244
	/* clock updates for mode set */
	/* cursor updates */
	/* render clock increase/decrease */
	/* display clock increase/decrease */
	/* pll clock increase/decrease */
};

245
struct intel_device_info {
246
	u8 gen;
247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266
	u8 is_mobile:1;
	u8 is_i85x:1;
	u8 is_i915g:1;
	u8 is_i945gm:1;
	u8 is_g33:1;
	u8 need_gfx_hws:1;
	u8 is_g4x:1;
	u8 is_pineview:1;
	u8 is_broadwater:1;
	u8 is_crestline:1;
	u8 is_ivybridge:1;
	u8 has_fbc:1;
	u8 has_pipe_cxsr:1;
	u8 has_hotplug:1;
	u8 cursor_needs_physical:1;
	u8 has_overlay:1;
	u8 overlay_needs_physical:1;
	u8 supports_tv:1;
	u8 has_bsd_ring:1;
	u8 has_blt_ring:1;
267
	u8 has_llc:1;
268 269
};

270 271 272 273 274 275 276 277 278 279
#define I915_PPGTT_PD_ENTRIES 512
#define I915_PPGTT_PT_ENTRIES 1024
struct i915_hw_ppgtt {
	unsigned num_pd_entries;
	struct page **pt_pages;
	uint32_t pd_offset;
	dma_addr_t *pt_dma_addr;
	dma_addr_t scratch_page_dma_addr;
};

280
enum no_fbc_reason {
C
Chris Wilson 已提交
281
	FBC_NO_OUTPUT, /* no outputs enabled to compress */
282 283 284 285 286
	FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */
	FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
	FBC_MODE_TOO_LARGE, /* mode too large for compression */
	FBC_BAD_PLANE, /* fbc not supported on plane */
	FBC_NOT_TILED, /* buffer not tiled */
287
	FBC_MULTIPLE_PIPES, /* more than one pipe active */
288
	FBC_MODULE_PARAM,
289 290
};

291 292 293 294 295
enum intel_pch {
	PCH_IBX,	/* Ibexpeak PCH */
	PCH_CPT,	/* Cougarpoint PCH */
};

296
#define QUIRK_PIPEA_FORCE (1<<0)
297
#define QUIRK_LVDS_SSC_DISABLE (1<<1)
298
#define QUIRK_INVERT_BRIGHTNESS (1<<2)
299

300
struct intel_fbdev;
301
struct intel_fbc_work;
302

303 304
struct intel_gmbus {
	struct i2c_adapter adapter;
305 306
	bool force_bit;
	bool has_gpio;
307
	u32 reg0;
308
	u32 gpio_reg;
309
	struct i2c_algo_bit_data bit_algo;
310 311 312
	struct drm_i915_private *dev_priv;
};

L
Linus Torvalds 已提交
313
typedef struct drm_i915_private {
314 315
	struct drm_device *dev;

316 317
	const struct intel_device_info *info;

318
	int has_gem;
319
	int relative_constants_mode;
320

321
	void __iomem *regs;
322 323 324 325 326 327 328
	/** gt_fifo_count and the subsequent register write are synchronized
	 * with dev->struct_mutex. */
	unsigned gt_fifo_count;
	/** forcewake_count is protected by gt_lock */
	unsigned forcewake_count;
	/** gt_lock is also taken in irq contexts. */
	struct spinlock gt_lock;
L
Linus Torvalds 已提交
329

330
	struct intel_gmbus *gmbus;
331

332 333 334 335
	/** gmbus_mutex protects against concurrent usage of the single hw gmbus
	 * controller on different i2c buses. */
	struct mutex gmbus_mutex;

336
	struct pci_dev *bridge_dev;
337
	struct intel_ring_buffer ring[I915_NUM_RINGS];
338
	uint32_t next_seqno;
L
Linus Torvalds 已提交
339

340
	drm_dma_handle_t *status_page_dmah;
341
	uint32_t counter;
342
	drm_local_map_t hws_map;
343 344
	struct drm_i915_gem_object *pwrctx;
	struct drm_i915_gem_object *renderctx;
L
Linus Torvalds 已提交
345

J
Jesse Barnes 已提交
346 347
	struct resource mch_res;

348
	unsigned int cpp;
L
Linus Torvalds 已提交
349 350 351 352 353 354
	int back_offset;
	int front_offset;
	int current_page;
	int page_flipping;

	atomic_t irq_received;
355 356 357

	/* protects the irq masks */
	spinlock_t irq_lock;
358
	/** Cached value of IMR to avoid reads in updating the bitfield */
359
	u32 pipestat[2];
360 361 362
	u32 irq_mask;
	u32 gt_irq_mask;
	u32 pch_irq_mask;
L
Linus Torvalds 已提交
363

364 365 366
	u32 hotplug_supported_mask;
	struct work_struct hotplug_work;

L
Linus Torvalds 已提交
367 368
	int tex_lru_log_granularity;
	int allow_batchbuffer;
D
Dave Airlie 已提交
369
	unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
370
	int vblank_pipe;
371
	int num_pipe;
372

B
Ben Gamari 已提交
373
	/* For hangcheck timer */
C
Chris Wilson 已提交
374
#define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
B
Ben Gamari 已提交
375 376 377
	struct timer_list hangcheck_timer;
	int hangcheck_count;
	uint32_t last_acthd;
D
Daniel Vetter 已提交
378 379
	uint32_t last_acthd_bsd;
	uint32_t last_acthd_blt;
380 381
	uint32_t last_instdone;
	uint32_t last_instdone1;
B
Ben Gamari 已提交
382

383
	unsigned long cfb_size;
384 385
	unsigned int cfb_fb;
	enum plane cfb_plane;
C
Chris Wilson 已提交
386
	int cfb_y;
387
	struct intel_fbc_work *fbc_work;
388

389 390
	struct intel_opregion opregion;

391 392
	/* overlay */
	struct intel_overlay *overlay;
393
	bool sprite_scaling_enabled;
394

J
Jesse Barnes 已提交
395
	/* LVDS info */
396
	int backlight_level;  /* restore backlight to this value */
397
	bool backlight_enabled;
398 399
	struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
	struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
J
Jesse Barnes 已提交
400 401

	/* Feature bits from the VBIOS */
402 403 404 405
	unsigned int int_tv_support:1;
	unsigned int lvds_dither:1;
	unsigned int lvds_vbt:1;
	unsigned int int_crt_support:1;
406
	unsigned int lvds_use_ssc:1;
407
	unsigned int display_clock_mode:1;
408
	int lvds_ssc_freq;
409
	struct {
410 411 412 413 414 415 416 417 418
		int rate;
		int lanes;
		int preemphasis;
		int vswing;

		bool initialized;
		bool support;
		int bpp;
		struct edp_power_seq pps;
419
	} edp;
J
Jesse Barnes 已提交
420
	bool no_aux_handshake;
J
Jesse Barnes 已提交
421

422 423
	struct notifier_block lid_notifier;

424
	int crt_ddc_pin;
425
	struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
426 427 428
	int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
	int num_fence_regs; /* 8 on pre-965, 16 otherwise */

429
	unsigned int fsb_freq, mem_freq, is_ddr3;
430

431 432
	spinlock_t error_lock;
	struct drm_i915_error_state *first_error;
433
	struct work_struct error_work;
434
	struct completion error_completion;
435
	struct workqueue_struct *wq;
436

437 438 439
	/* Display functions */
	struct drm_i915_display_funcs display;

440 441 442
	/* PCH chipset type */
	enum intel_pch pch_type;

443 444
	unsigned long quirks;

J
Jesse Barnes 已提交
445
	/* Register state */
446
	bool modeset_on_lid;
J
Jesse Barnes 已提交
447 448 449
	u8 saveLBB;
	u32 saveDSPACNTR;
	u32 saveDSPBCNTR;
450
	u32 saveDSPARB;
451
	u32 saveHWS;
J
Jesse Barnes 已提交
452 453 454 455 456 457 458 459 460 461 462 463 464 465 466
	u32 savePIPEACONF;
	u32 savePIPEBCONF;
	u32 savePIPEASRC;
	u32 savePIPEBSRC;
	u32 saveFPA0;
	u32 saveFPA1;
	u32 saveDPLL_A;
	u32 saveDPLL_A_MD;
	u32 saveHTOTAL_A;
	u32 saveHBLANK_A;
	u32 saveHSYNC_A;
	u32 saveVTOTAL_A;
	u32 saveVBLANK_A;
	u32 saveVSYNC_A;
	u32 saveBCLRPAT_A;
467
	u32 saveTRANSACONF;
468 469 470 471 472 473
	u32 saveTRANS_HTOTAL_A;
	u32 saveTRANS_HBLANK_A;
	u32 saveTRANS_HSYNC_A;
	u32 saveTRANS_VTOTAL_A;
	u32 saveTRANS_VBLANK_A;
	u32 saveTRANS_VSYNC_A;
474
	u32 savePIPEASTAT;
J
Jesse Barnes 已提交
475 476 477
	u32 saveDSPASTRIDE;
	u32 saveDSPASIZE;
	u32 saveDSPAPOS;
478
	u32 saveDSPAADDR;
J
Jesse Barnes 已提交
479 480 481
	u32 saveDSPASURF;
	u32 saveDSPATILEOFF;
	u32 savePFIT_PGM_RATIOS;
482
	u32 saveBLC_HIST_CTL;
J
Jesse Barnes 已提交
483 484
	u32 saveBLC_PWM_CTL;
	u32 saveBLC_PWM_CTL2;
485 486
	u32 saveBLC_CPU_PWM_CTL;
	u32 saveBLC_CPU_PWM_CTL2;
J
Jesse Barnes 已提交
487 488 489 490 491 492 493 494 495 496 497
	u32 saveFPB0;
	u32 saveFPB1;
	u32 saveDPLL_B;
	u32 saveDPLL_B_MD;
	u32 saveHTOTAL_B;
	u32 saveHBLANK_B;
	u32 saveHSYNC_B;
	u32 saveVTOTAL_B;
	u32 saveVBLANK_B;
	u32 saveVSYNC_B;
	u32 saveBCLRPAT_B;
498
	u32 saveTRANSBCONF;
499 500 501 502 503 504
	u32 saveTRANS_HTOTAL_B;
	u32 saveTRANS_HBLANK_B;
	u32 saveTRANS_HSYNC_B;
	u32 saveTRANS_VTOTAL_B;
	u32 saveTRANS_VBLANK_B;
	u32 saveTRANS_VSYNC_B;
505
	u32 savePIPEBSTAT;
J
Jesse Barnes 已提交
506 507 508
	u32 saveDSPBSTRIDE;
	u32 saveDSPBSIZE;
	u32 saveDSPBPOS;
509
	u32 saveDSPBADDR;
J
Jesse Barnes 已提交
510 511
	u32 saveDSPBSURF;
	u32 saveDSPBTILEOFF;
512 513 514
	u32 saveVGA0;
	u32 saveVGA1;
	u32 saveVGA_PD;
J
Jesse Barnes 已提交
515 516 517
	u32 saveVGACNTRL;
	u32 saveADPA;
	u32 saveLVDS;
518 519
	u32 savePP_ON_DELAYS;
	u32 savePP_OFF_DELAYS;
J
Jesse Barnes 已提交
520 521 522 523 524 525
	u32 saveDVOA;
	u32 saveDVOB;
	u32 saveDVOC;
	u32 savePP_ON;
	u32 savePP_OFF;
	u32 savePP_CONTROL;
526
	u32 savePP_DIVISOR;
J
Jesse Barnes 已提交
527 528 529
	u32 savePFIT_CONTROL;
	u32 save_palette_a[256];
	u32 save_palette_b[256];
530
	u32 saveDPFC_CB_BASE;
J
Jesse Barnes 已提交
531 532 533 534
	u32 saveFBC_CFB_BASE;
	u32 saveFBC_LL_BASE;
	u32 saveFBC_CONTROL;
	u32 saveFBC_CONTROL2;
535 536 537
	u32 saveIER;
	u32 saveIIR;
	u32 saveIMR;
538 539 540 541 542 543
	u32 saveDEIER;
	u32 saveDEIMR;
	u32 saveGTIER;
	u32 saveGTIMR;
	u32 saveFDI_RXA_IMR;
	u32 saveFDI_RXB_IMR;
544 545
	u32 saveCACHE_MODE_0;
	u32 saveMI_ARB_STATE;
J
Jesse Barnes 已提交
546 547 548 549 550
	u32 saveSWF0[16];
	u32 saveSWF1[16];
	u32 saveSWF2[3];
	u8 saveMSR;
	u8 saveSR[8];
551
	u8 saveGR[25];
J
Jesse Barnes 已提交
552
	u8 saveAR_INDEX;
553
	u8 saveAR[21];
J
Jesse Barnes 已提交
554
	u8 saveDACMASK;
555
	u8 saveCR[37];
556
	uint64_t saveFENCE[I915_MAX_NUM_FENCES];
557 558 559 560 561 562 563
	u32 saveCURACNTR;
	u32 saveCURAPOS;
	u32 saveCURABASE;
	u32 saveCURBCNTR;
	u32 saveCURBPOS;
	u32 saveCURBBASE;
	u32 saveCURSIZE;
564 565 566 567 568 569 570 571 572 573 574
	u32 saveDP_B;
	u32 saveDP_C;
	u32 saveDP_D;
	u32 savePIPEA_GMCH_DATA_M;
	u32 savePIPEB_GMCH_DATA_M;
	u32 savePIPEA_GMCH_DATA_N;
	u32 savePIPEB_GMCH_DATA_N;
	u32 savePIPEA_DP_LINK_M;
	u32 savePIPEB_DP_LINK_M;
	u32 savePIPEA_DP_LINK_N;
	u32 savePIPEB_DP_LINK_N;
575 576 577 578 579 580 581 582 583 584
	u32 saveFDI_RXA_CTL;
	u32 saveFDI_TXA_CTL;
	u32 saveFDI_RXB_CTL;
	u32 saveFDI_TXB_CTL;
	u32 savePFA_CTL_1;
	u32 savePFB_CTL_1;
	u32 savePFA_WIN_SZ;
	u32 savePFB_WIN_SZ;
	u32 savePFA_WIN_POS;
	u32 savePFB_WIN_POS;
585 586 587 588 589 590 591 592 593 594
	u32 savePCH_DREF_CONTROL;
	u32 saveDISP_ARB_CTL;
	u32 savePIPEA_DATA_M1;
	u32 savePIPEA_DATA_N1;
	u32 savePIPEA_LINK_M1;
	u32 savePIPEA_LINK_N1;
	u32 savePIPEB_DATA_M1;
	u32 savePIPEB_DATA_N1;
	u32 savePIPEB_LINK_M1;
	u32 savePIPEB_LINK_N1;
595
	u32 saveMCHBAR_RENDER_STANDBY;
596
	u32 savePCH_PORT_HOTPLUG;
597 598

	struct {
599
		/** Bridge to intel-gtt-ko */
600
		const struct intel_gtt *gtt;
601
		/** Memory allocator for GTT stolen memory */
602
		struct drm_mm stolen;
603
		/** Memory allocator for GTT */
604
		struct drm_mm gtt_space;
D
Daniel Vetter 已提交
605 606 607
		/** List of all objects in gtt_space. Used to restore gtt
		 * mappings on resume */
		struct list_head gtt_list;
608 609 610

		/** Usable portion of the GTT for GEM */
		unsigned long gtt_start;
611
		unsigned long gtt_mappable_end;
612
		unsigned long gtt_end;
613

614
		struct io_mapping *gtt_mapping;
615
		int gtt_mtrr;
616

617 618 619
		/** PPGTT used for aliasing the PPGTT with the GTT */
		struct i915_hw_ppgtt *aliasing_ppgtt;

620
		struct shrinker inactive_shrinker;
621

622 623 624 625 626 627 628 629 630 631 632
		/**
		 * List of objects currently involved in rendering.
		 *
		 * Includes buffers having the contents of their GPU caches
		 * flushed, not necessarily primitives.  last_rendering_seqno
		 * represents when the rendering involved will be completed.
		 *
		 * A reference is held on the buffer while on this list.
		 */
		struct list_head active_list;

633 634 635 636 637
		/**
		 * List of objects which are not in the ringbuffer but which
		 * still have a write_domain which needs to be flushed before
		 * unbinding.
		 *
638 639
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
640 641 642 643 644 645 646 647
		 * A reference is held on the buffer while on this list.
		 */
		struct list_head flushing_list;

		/**
		 * LRU list of objects which are not in the ringbuffer and
		 * are ready to unbind, but are still in the GTT.
		 *
648 649
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
650 651 652 653 654 655
		 * A reference is not held on the buffer while on this list,
		 * as merely being GTT-bound shouldn't prevent its being
		 * freed, and we'll pull it off the list in the free path.
		 */
		struct list_head inactive_list;

C
Chris Wilson 已提交
656 657 658 659 660 661
		/**
		 * LRU list of objects which are not in the ringbuffer but
		 * are still pinned in the GTT.
		 */
		struct list_head pinned_list;

662 663 664
		/** LRU list of objects with fence regs on them. */
		struct list_head fence_list;

665 666 667 668 669 670 671 672
		/**
		 * List of objects currently pending being freed.
		 *
		 * These objects are no longer in use, but due to a signal
		 * we were prevented from freeing them at the appointed time.
		 */
		struct list_head deferred_free_list;

673 674 675 676 677 678 679 680 681
		/**
		 * We leave the user IRQ off as much as possible,
		 * but this means that requests will finish and never
		 * be retired once the system goes idle. Set a timer to
		 * fire periodically while the ring is running. When it
		 * fires, go retire requests.
		 */
		struct delayed_work retire_work;

682 683 684 685 686 687
		/**
		 * Are we in a non-interruptible section of code like
		 * modesetting?
		 */
		bool interruptible;

688 689 690 691 692 693 694 695 696 697 698 699 700 701
		/**
		 * Flag if the X Server, and thus DRM, is not currently in
		 * control of the device.
		 *
		 * This is set between LeaveVT and EnterVT.  It needs to be
		 * replaced with a semaphore.  It also needs to be
		 * transitioned away from for kernel modesetting.
		 */
		int suspended;

		/**
		 * Flag if the hardware appears to be wedged.
		 *
		 * This is set when attempts to idle the device timeout.
L
Lucas De Marchi 已提交
702
		 * It prevents command submission from occurring and makes
703 704
		 * every pending request fail
		 */
705
		atomic_t wedged;
706 707 708 709 710

		/** Bit 6 swizzling required for X tiling */
		uint32_t bit_6_swizzle_x;
		/** Bit 6 swizzling required for Y tiling */
		uint32_t bit_6_swizzle_y;
711 712 713

		/* storage for physical objects */
		struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
714

715 716
		/* accounting, useful for userland debugging */
		size_t gtt_total;
717 718
		size_t mappable_gtt_total;
		size_t object_memory;
719
		u32 object_count;
720
	} mm;
721
	struct sdvo_device_mapping sdvo_mappings[2];
722 723
	/* indicate whether the LVDS_BORDER should be enabled or not */
	unsigned int lvds_border_bits;
724 725
	/* Panel fitter placement and size for Ironlake+ */
	u32 pch_pf_pos, pch_pf_size;
726

J
Jesse Barnes 已提交
727 728
	struct drm_crtc *plane_to_crtc_mapping[3];
	struct drm_crtc *pipe_to_crtc_mapping[3];
729
	wait_queue_head_t pending_flip_queue;
730
	bool flip_pending_is_done;
731

732 733 734
	/* Reclocking support */
	bool render_reclock_avail;
	bool lvds_downclock_avail;
735 736
	/* indicates the reduced downclock for LVDS*/
	int lvds_downclock;
737 738 739 740
	struct work_struct idle_work;
	struct timer_list idle_timer;
	bool busy;
	u16 orig_clock;
Z
Zhao Yakui 已提交
741 742
	int child_dev_num;
	struct child_device_config *child_dev;
743
	struct drm_connector *int_lvds_connector;
744
	struct drm_connector *int_edp_connector;
745

746
	bool mchbar_need_disable;
747

748 749 750 751
	struct work_struct rps_work;
	spinlock_t rps_lock;
	u32 pm_iir;

752 753 754
	u8 cur_delay;
	u8 min_delay;
	u8 max_delay;
755 756 757
	u8 fmax;
	u8 fstart;

758 759
	u64 last_count1;
	unsigned long last_time1;
760
	unsigned long chipset_power;
761 762 763 764 765 766
	u64 last_count2;
	struct timespec last_time2;
	unsigned long gfx_power;
	int c_m;
	int r_t;
	u8 corr;
767
	spinlock_t *mchdev_lock;
768 769

	enum no_fbc_reason no_fbc_reason;
770

771 772
	struct drm_mm_node *compressed_fb;
	struct drm_mm_node *compressed_llb;
773

774 775
	unsigned long last_gpu_reset;

776 777
	/* list of fbdev register on this device */
	struct intel_fbdev *fbdev;
778

779 780
	struct backlight_device *backlight;

781
	struct drm_property *broadcast_rgb_property;
782
	struct drm_property *force_audio_property;
L
Linus Torvalds 已提交
783 784
} drm_i915_private_t;

785 786 787 788 789 790 791
enum hdmi_force_audio {
	HDMI_AUDIO_OFF_DVI = -2,	/* no aux data for HDMI-DVI converter */
	HDMI_AUDIO_OFF,			/* force turn off HDMI audio */
	HDMI_AUDIO_AUTO,		/* trust EDID */
	HDMI_AUDIO_ON,			/* force turn on HDMI audio */
};

792 793 794 795 796 797
enum i915_cache_level {
	I915_CACHE_NONE,
	I915_CACHE_LLC,
	I915_CACHE_LLC_MLC, /* gen6+ */
};

798
struct drm_i915_gem_object {
799
	struct drm_gem_object base;
800 801 802

	/** Current space allocated to this object in the GTT, if any. */
	struct drm_mm_node *gtt_space;
D
Daniel Vetter 已提交
803
	struct list_head gtt_list;
804 805

	/** This object's place on the active/flushing/inactive lists */
806 807
	struct list_head ring_list;
	struct list_head mm_list;
808 809
	/** This object's place on GPU write list */
	struct list_head gpu_write_list;
810 811
	/** This object's place in the batchbuffer or on the eviction list */
	struct list_head exec_list;
812 813 814 815 816 817

	/**
	 * This is set if the object is on the active or flushing lists
	 * (has pending rendering), and is not set if it's on inactive (ready
	 * to be unbound).
	 */
818
	unsigned int active:1;
819 820 821 822 823

	/**
	 * This is set if the object has been written to since last bound
	 * to the GTT
	 */
824
	unsigned int dirty:1;
825

826 827 828 829
	/**
	 * This is set if the object has been written to since the last
	 * GPU flush.
	 */
830
	unsigned int pending_gpu_write:1;
831

832 833 834 835 836
	/**
	 * Fence register bits (if any) for this object.  Will be set
	 * as needed when mapped into the GTT.
	 * Protected by dev->struct_mutex.
	 */
837
	signed int fence_reg:I915_MAX_NUM_FENCE_BITS;
838 839 840 841

	/**
	 * Advice: are the backing pages purgeable?
	 */
842
	unsigned int madv:2;
843 844 845 846

	/**
	 * Current tiling mode for the object.
	 */
847 848
	unsigned int tiling_mode:2;
	unsigned int tiling_changed:1;
849 850 851 852 853 854 855 856 857 858

	/** How many users have pinned this object in GTT space. The following
	 * users can each hold at most one reference: pwrite/pread, pin_ioctl
	 * (via user_pin_count), execbuffer (objects are not allowed multiple
	 * times for the same batchbuffer), and the framebuffer code. When
	 * switching/pageflipping, the framebuffer code has at most two buffers
	 * pinned per crtc.
	 *
	 * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3
	 * bits with absolutely no headroom. So use 4 bits. */
859
	unsigned int pin_count:4;
860
#define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf
861

862 863 864 865
	/**
	 * Is the object at the current location in the gtt mappable and
	 * fenceable? Used to avoid costly recalculations.
	 */
866
	unsigned int map_and_fenceable:1;
867

868 869 870 871 872
	/**
	 * Whether the current gtt mapping needs to be mappable (and isn't just
	 * mappable by accident). Track pin and fault separate for a more
	 * accurate mappable working set.
	 */
873 874
	unsigned int fault_mappable:1;
	unsigned int pin_mappable:1;
875

876 877 878 879 880 881
	/*
	 * Is the GPU currently using a fence to access this buffer,
	 */
	unsigned int pending_fenced_gpu_access:1;
	unsigned int fenced_gpu_access:1;

882 883
	unsigned int cache_level:2;

884 885
	unsigned int has_aliasing_ppgtt_mapping:1;

886
	struct page **pages;
887

D
Daniel Vetter 已提交
888 889 890 891 892 893
	/**
	 * DMAR support
	 */
	struct scatterlist *sg_list;
	int num_sg;

894 895 896 897 898
	/**
	 * Used for performing relocations during execbuffer insertion.
	 */
	struct hlist_node exec_node;
	unsigned long exec_handle;
899
	struct drm_i915_gem_exec_object2 *exec_entry;
900

901 902 903 904 905 906
	/**
	 * Current offset of the object in GTT space.
	 *
	 * This is the same as gtt_space->start
	 */
	uint32_t gtt_offset;
907

908 909
	/** Breadcrumb of last rendering to the buffer. */
	uint32_t last_rendering_seqno;
910 911 912 913 914
	struct intel_ring_buffer *ring;

	/** Breadcrumb of last fenced GPU access to the buffer. */
	uint32_t last_fenced_seqno;
	struct intel_ring_buffer *last_fenced_ring;
915

916
	/** Current tiling stride for the object, if it's tiled. */
917
	uint32_t stride;
918

919
	/** Record of address bit 17 of each page at last unbind. */
920
	unsigned long *bit_17;
921

922

923
	/**
924 925
	 * If present, while GEM_DOMAIN_CPU is in the read domain this array
	 * flags which individual pages are valid.
926 927
	 */
	uint8_t *page_cpu_valid;
J
Jesse Barnes 已提交
928 929 930 931

	/** User space pin count and filp owning the pin */
	uint32_t user_pin_count;
	struct drm_file *pin_filp;
932 933 934

	/** for phy allocated objects */
	struct drm_i915_gem_phys_object *phys_obj;
935

936 937 938 939 940 941
	/**
	 * Number of crtcs where this object is currently the fb, but
	 * will be page flipped away on the next vblank.  When it
	 * reaches 0, dev_priv->pending_flip_queue will be woken up.
	 */
	atomic_t pending_flip;
942 943
};

944
#define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
945

946 947 948 949 950 951 952 953 954 955 956
/**
 * Request queue structure.
 *
 * The request queue allows us to note sequence numbers that have been emitted
 * and may be associated with active buffers to be retired.
 *
 * By keeping this list, we can avoid having to do questionable
 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
 * an emission time with seqnos for tracking how far ahead of the GPU we are.
 */
struct drm_i915_gem_request {
957 958 959
	/** On Which ring this request was generated */
	struct intel_ring_buffer *ring;

960 961 962
	/** GEM sequence number associated with this request. */
	uint32_t seqno;

963 964 965
	/** Postion in the ringbuffer of the end of the request */
	u32 tail;

966 967 968
	/** Time at which this request was emitted, in jiffies. */
	unsigned long emitted_jiffies;

969
	/** global list entry for this request */
970
	struct list_head list;
971

972
	struct drm_i915_file_private *file_priv;
973 974
	/** file_priv list entry for this request */
	struct list_head client_list;
975 976 977 978
};

struct drm_i915_file_private {
	struct {
979
		struct spinlock lock;
980
		struct list_head request_list;
981 982 983
	} mm;
};

984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003
#define INTEL_INFO(dev)	(((struct drm_i915_private *) (dev)->dev_private)->info)

#define IS_I830(dev)		((dev)->pci_device == 0x3577)
#define IS_845G(dev)		((dev)->pci_device == 0x2562)
#define IS_I85X(dev)		(INTEL_INFO(dev)->is_i85x)
#define IS_I865G(dev)		((dev)->pci_device == 0x2572)
#define IS_I915G(dev)		(INTEL_INFO(dev)->is_i915g)
#define IS_I915GM(dev)		((dev)->pci_device == 0x2592)
#define IS_I945G(dev)		((dev)->pci_device == 0x2772)
#define IS_I945GM(dev)		(INTEL_INFO(dev)->is_i945gm)
#define IS_BROADWATER(dev)	(INTEL_INFO(dev)->is_broadwater)
#define IS_CRESTLINE(dev)	(INTEL_INFO(dev)->is_crestline)
#define IS_GM45(dev)		((dev)->pci_device == 0x2A42)
#define IS_G4X(dev)		(INTEL_INFO(dev)->is_g4x)
#define IS_PINEVIEW_G(dev)	((dev)->pci_device == 0xa001)
#define IS_PINEVIEW_M(dev)	((dev)->pci_device == 0xa011)
#define IS_PINEVIEW(dev)	(INTEL_INFO(dev)->is_pineview)
#define IS_G33(dev)		(INTEL_INFO(dev)->is_g33)
#define IS_IRONLAKE_D(dev)	((dev)->pci_device == 0x0042)
#define IS_IRONLAKE_M(dev)	((dev)->pci_device == 0x0046)
1004
#define IS_IVYBRIDGE(dev)	(INTEL_INFO(dev)->is_ivybridge)
1005 1006
#define IS_MOBILE(dev)		(INTEL_INFO(dev)->is_mobile)

1007 1008 1009 1010 1011 1012
/*
 * The genX designation typically refers to the render engine, so render
 * capability related checks should use IS_GEN, while display and other checks
 * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
 * chips, etc.).
 */
1013 1014 1015 1016 1017
#define IS_GEN2(dev)	(INTEL_INFO(dev)->gen == 2)
#define IS_GEN3(dev)	(INTEL_INFO(dev)->gen == 3)
#define IS_GEN4(dev)	(INTEL_INFO(dev)->gen == 4)
#define IS_GEN5(dev)	(INTEL_INFO(dev)->gen == 5)
#define IS_GEN6(dev)	(INTEL_INFO(dev)->gen == 6)
1018
#define IS_GEN7(dev)	(INTEL_INFO(dev)->gen == 7)
1019 1020 1021

#define HAS_BSD(dev)            (INTEL_INFO(dev)->has_bsd_ring)
#define HAS_BLT(dev)            (INTEL_INFO(dev)->has_blt_ring)
1022
#define HAS_LLC(dev)            (INTEL_INFO(dev)->has_llc)
1023 1024
#define I915_NEED_GFX_HWS(dev)	(INTEL_INFO(dev)->need_gfx_hws)

1025 1026
#define HAS_ALIASING_PPGTT(dev)	(INTEL_INFO(dev)->gen >=6)

1027
#define HAS_OVERLAY(dev)		(INTEL_INFO(dev)->has_overlay)
1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047
#define OVERLAY_NEEDS_PHYSICAL(dev)	(INTEL_INFO(dev)->overlay_needs_physical)

/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
 * rows, which changed the alignment requirements and fence programming.
 */
#define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
						      IS_I915GM(dev)))
#define SUPPORTS_DIGITAL_OUTPUTS(dev)	(!IS_GEN2(dev) && !IS_PINEVIEW(dev))
#define SUPPORTS_INTEGRATED_HDMI(dev)	(IS_G4X(dev) || IS_GEN5(dev))
#define SUPPORTS_INTEGRATED_DP(dev)	(IS_G4X(dev) || IS_GEN5(dev))
#define SUPPORTS_EDP(dev)		(IS_IRONLAKE_M(dev))
#define SUPPORTS_TV(dev)		(INTEL_INFO(dev)->supports_tv)
#define I915_HAS_HOTPLUG(dev)		 (INTEL_INFO(dev)->has_hotplug)
/* dsparb controlled by hw only */
#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev))

#define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
#define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
#define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)

1048 1049
#define HAS_PCH_SPLIT(dev) (IS_GEN5(dev) || IS_GEN6(dev) || IS_IVYBRIDGE(dev))
#define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5)
1050 1051 1052 1053 1054

#define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type)
#define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
#define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)

1055 1056
#include "i915_trace.h"

1057
extern struct drm_ioctl_desc i915_ioctls[];
1058
extern int i915_max_ioctl;
1059 1060 1061
extern unsigned int i915_fbpercrtc __always_unused;
extern int i915_panel_ignore_lid __read_mostly;
extern unsigned int i915_powersave __read_mostly;
1062
extern int i915_semaphores __read_mostly;
1063
extern unsigned int i915_lvds_downclock __read_mostly;
1064
extern int i915_panel_use_ssc __read_mostly;
1065
extern int i915_vbt_sdvo_panel_type __read_mostly;
1066
extern int i915_enable_rc6 __read_mostly;
1067
extern int i915_enable_fbc __read_mostly;
1068
extern bool i915_enable_hangcheck __read_mostly;
D
Daniel Vetter 已提交
1069
extern bool i915_enable_ppgtt __read_mostly;
1070

1071 1072
extern int i915_suspend(struct drm_device *dev, pm_message_t state);
extern int i915_resume(struct drm_device *dev);
1073 1074 1075
extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);

L
Linus Torvalds 已提交
1076
				/* i915_dma.c */
1077
extern void i915_kernel_lost_context(struct drm_device * dev);
1078
extern int i915_driver_load(struct drm_device *, unsigned long flags);
J
Jesse Barnes 已提交
1079
extern int i915_driver_unload(struct drm_device *);
1080
extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
1081
extern void i915_driver_lastclose(struct drm_device * dev);
1082 1083
extern void i915_driver_preclose(struct drm_device *dev,
				 struct drm_file *file_priv);
1084 1085
extern void i915_driver_postclose(struct drm_device *dev,
				  struct drm_file *file_priv);
1086
extern int i915_driver_device_is_agp(struct drm_device * dev);
D
Dave Airlie 已提交
1087 1088
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
			      unsigned long arg);
1089
extern int i915_emit_box(struct drm_device *dev,
1090 1091
			 struct drm_clip_rect *box,
			 int DR1, int DR4);
1092
extern int i915_reset(struct drm_device *dev, u8 flags);
1093 1094 1095 1096 1097
extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);

1098

L
Linus Torvalds 已提交
1099
/* i915_irq.c */
B
Ben Gamari 已提交
1100
void i915_hangcheck_elapsed(unsigned long data);
1101
void i915_handle_error(struct drm_device *dev, bool wedged);
1102 1103 1104 1105
extern int i915_irq_emit(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_irq_wait(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
L
Linus Torvalds 已提交
1106

1107
extern void intel_irq_init(struct drm_device *dev);
1108

1109 1110 1111 1112 1113 1114
extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
extern int i915_vblank_swap(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
L
Linus Torvalds 已提交
1115

1116 1117 1118 1119 1120 1121
void
i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

void
i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

1122
void intel_enable_asle(struct drm_device *dev);
1123

1124 1125 1126 1127 1128 1129
#ifdef CONFIG_DEBUG_FS
extern void i915_destroy_error_state(struct drm_device *dev);
#else
#define i915_destroy_error_state(x)
#endif

1130

1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141
/* i915_gem.c */
int i915_gem_init_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
1142 1143
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
1144 1145 1146 1147 1148 1149
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file_priv);
int i915_gem_execbuffer(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
J
Jesse Barnes 已提交
1150 1151
int i915_gem_execbuffer2(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
1152 1153 1154 1155 1156 1157 1158 1159
int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
		       struct drm_file *file_priv);
int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
1160 1161
int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
1162 1163 1164 1165 1166 1167 1168 1169
int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_set_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_get_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
1170 1171
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
1172 1173
void i915_gem_load(struct drm_device *dev);
int i915_gem_init_object(struct drm_gem_object *obj);
C
Chris Wilson 已提交
1174
int __must_check i915_gem_flush_ring(struct intel_ring_buffer *ring,
1175 1176
				     uint32_t invalidate_domains,
				     uint32_t flush_domains);
1177 1178
struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
						  size_t size);
1179
void i915_gem_free_object(struct drm_gem_object *obj);
1180 1181 1182
int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj,
				     uint32_t alignment,
				     bool map_and_fenceable);
1183
void i915_gem_object_unpin(struct drm_i915_gem_object *obj);
1184
int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj);
1185
void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
1186
void i915_gem_lastclose(struct drm_device *dev);
1187

1188
int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
1189
int __must_check i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj);
1190
void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj,
1191 1192
				    struct intel_ring_buffer *ring,
				    u32 seqno);
1193

1194 1195 1196 1197 1198 1199
int i915_gem_dumb_create(struct drm_file *file_priv,
			 struct drm_device *dev,
			 struct drm_mode_create_dumb *args);
int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
		      uint32_t handle, uint64_t *offset);
int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev,
1200
			  uint32_t handle);
1201 1202 1203 1204 1205 1206 1207 1208 1209
/**
 * Returns true if seq1 is later than seq2.
 */
static inline bool
i915_seqno_passed(uint32_t seq1, uint32_t seq2)
{
	return (int32_t)(seq1 - seq2) >= 0;
}

1210
u32 i915_gem_next_request_seqno(struct intel_ring_buffer *ring);
1211

1212
int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj,
1213
					   struct intel_ring_buffer *pipelined);
1214
int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj);
1215

1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233
static inline void
i915_gem_object_pin_fence(struct drm_i915_gem_object *obj)
{
	if (obj->fence_reg != I915_FENCE_REG_NONE) {
		struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
		dev_priv->fence_regs[obj->fence_reg].pin_count++;
	}
}

static inline void
i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj)
{
	if (obj->fence_reg != I915_FENCE_REG_NONE) {
		struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
		dev_priv->fence_regs[obj->fence_reg].pin_count--;
	}
}

1234
void i915_gem_retire_requests(struct drm_device *dev);
1235 1236
void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring);

1237
void i915_gem_reset(struct drm_device *dev);
1238
void i915_gem_clflush_object(struct drm_i915_gem_object *obj);
1239 1240 1241
int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj,
					    uint32_t read_domains,
					    uint32_t write_domain);
1242
int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj);
1243 1244
int __must_check i915_gem_init_hw(struct drm_device *dev);
void i915_gem_init_swizzling(struct drm_device *dev);
D
Daniel Vetter 已提交
1245
void i915_gem_init_ppgtt(struct drm_device *dev);
J
Jesse Barnes 已提交
1246
void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
1247 1248 1249 1250
void i915_gem_do_init(struct drm_device *dev,
		      unsigned long start,
		      unsigned long mappable_end,
		      unsigned long end);
1251
int __must_check i915_gpu_idle(struct drm_device *dev, bool do_retire);
1252
int __must_check i915_gem_idle(struct drm_device *dev);
C
Chris Wilson 已提交
1253 1254 1255 1256
int __must_check i915_add_request(struct intel_ring_buffer *ring,
				  struct drm_file *file,
				  struct drm_i915_gem_request *request);
int __must_check i915_wait_request(struct intel_ring_buffer *ring,
1257 1258
				   uint32_t seqno,
				   bool do_retire);
1259
int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
1260 1261 1262 1263
int __must_check
i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj,
				  bool write);
int __must_check
1264 1265
i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
				     u32 alignment,
1266
				     struct intel_ring_buffer *pipelined);
1267
int i915_gem_attach_phys_object(struct drm_device *dev,
1268
				struct drm_i915_gem_object *obj,
1269 1270
				int id,
				int align);
1271
void i915_gem_detach_phys_object(struct drm_device *dev,
1272
				 struct drm_i915_gem_object *obj);
1273
void i915_gem_free_all_phys_object(struct drm_device *dev);
1274
void i915_gem_release(struct drm_device *dev, struct drm_file *file);
1275

1276
uint32_t
1277 1278 1279
i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev,
				    uint32_t size,
				    int tiling_mode);
1280

1281 1282 1283
int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
				    enum i915_cache_level cache_level);

1284
/* i915_gem_gtt.c */
1285 1286
int __must_check i915_gem_init_aliasing_ppgtt(struct drm_device *dev);
void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev);
1287 1288 1289 1290 1291
void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt,
			    struct drm_i915_gem_object *obj,
			    enum i915_cache_level cache_level);
void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt,
			      struct drm_i915_gem_object *obj);
1292

1293
void i915_gem_restore_gtt_mappings(struct drm_device *dev);
1294
int __must_check i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj);
1295 1296
void i915_gem_gtt_rebind_object(struct drm_i915_gem_object *obj,
				enum i915_cache_level cache_level);
1297
void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj);
1298

1299
/* i915_gem_evict.c */
1300 1301 1302 1303 1304 1305
int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size,
					  unsigned alignment, bool mappable);
int __must_check i915_gem_evict_everything(struct drm_device *dev,
					   bool purgeable_only);
int __must_check i915_gem_evict_inactive(struct drm_device *dev,
					 bool purgeable_only);
1306

1307 1308
/* i915_gem_tiling.c */
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
1309 1310
void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj);
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj);
1311 1312

/* i915_gem_debug.c */
1313
void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len,
1314
			  const char *where, uint32_t mark);
1315 1316
#if WATCH_LISTS
int i915_verify_lists(struct drm_device *dev);
1317
#else
1318
#define i915_verify_lists(dev) 0
1319
#endif
1320 1321 1322
void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj,
				     int handle);
void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len,
1323
			  const char *where, uint32_t mark);
L
Linus Torvalds 已提交
1324

1325
/* i915_debugfs.c */
1326 1327
int i915_debugfs_init(struct drm_minor *minor);
void i915_debugfs_cleanup(struct drm_minor *minor);
1328

1329 1330 1331
/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
1332 1333 1334 1335

/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
1336

1337 1338 1339
/* intel_i2c.c */
extern int intel_setup_gmbus(struct drm_device *dev);
extern void intel_teardown_gmbus(struct drm_device *dev);
C
Chris Wilson 已提交
1340 1341
extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
1342 1343 1344 1345
extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
{
	return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
}
1346 1347
extern void intel_i2c_reset(struct drm_device *dev);

1348
/* intel_opregion.c */
1349 1350 1351 1352
extern int intel_opregion_setup(struct drm_device *dev);
#ifdef CONFIG_ACPI
extern void intel_opregion_init(struct drm_device *dev);
extern void intel_opregion_fini(struct drm_device *dev);
1353 1354 1355
extern void intel_opregion_asle_intr(struct drm_device *dev);
extern void intel_opregion_gse_intr(struct drm_device *dev);
extern void intel_opregion_enable_asle(struct drm_device *dev);
1356
#else
1357 1358
static inline void intel_opregion_init(struct drm_device *dev) { return; }
static inline void intel_opregion_fini(struct drm_device *dev) { return; }
1359 1360 1361
static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; }
static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; }
1362
#endif
1363

J
Jesse Barnes 已提交
1364 1365 1366 1367 1368 1369 1370 1371 1372
/* intel_acpi.c */
#ifdef CONFIG_ACPI
extern void intel_register_dsm_handler(void);
extern void intel_unregister_dsm_handler(void);
#else
static inline void intel_register_dsm_handler(void) { return; }
static inline void intel_unregister_dsm_handler(void) { return; }
#endif /* CONFIG_ACPI */

J
Jesse Barnes 已提交
1373 1374
/* modesetting */
extern void intel_modeset_init(struct drm_device *dev);
1375
extern void intel_modeset_gem_init(struct drm_device *dev);
J
Jesse Barnes 已提交
1376
extern void intel_modeset_cleanup(struct drm_device *dev);
1377
extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
1378
extern bool intel_fbc_enabled(struct drm_device *dev);
1379
extern void intel_disable_fbc(struct drm_device *dev);
1380
extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
1381
extern void ironlake_init_pch_refclk(struct drm_device *dev);
J
Jesse Barnes 已提交
1382
extern void ironlake_enable_rc6(struct drm_device *dev);
1383
extern void gen6_set_rps(struct drm_device *dev, u8 val);
1384 1385
extern void intel_detect_pch(struct drm_device *dev);
extern int intel_trans_dp_port_sel(struct drm_crtc *crtc);
1386

1387 1388 1389 1390 1391
extern void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv);
extern void __gen6_gt_force_wake_mt_get(struct drm_i915_private *dev_priv);
extern void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv);
extern void __gen6_gt_force_wake_mt_put(struct drm_i915_private *dev_priv);

1392
/* overlay */
1393
#ifdef CONFIG_DEBUG_FS
1394 1395
extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error);
1396 1397 1398 1399 1400

extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev);
extern void intel_display_print_error_state(struct seq_file *m,
					    struct drm_device *dev,
					    struct intel_display_error_state *error);
1401
#endif
1402

1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413
#define LP_RING(d) (&((struct drm_i915_private *)(d))->ring[RCS])

#define BEGIN_LP_RING(n) \
	intel_ring_begin(LP_RING(dev_priv), (n))

#define OUT_RING(x) \
	intel_ring_emit(LP_RING(dev_priv), x)

#define ADVANCE_LP_RING() \
	intel_ring_advance(LP_RING(dev_priv))

1414 1415 1416 1417 1418 1419
/**
 * Lock test for when it's just for synchronization of ring access.
 *
 * In that case, we don't need to do it when GEM is initialized as nobody else
 * has access to the ring.
 */
1420
#define RING_LOCK_TEST_WITH_RETURN(dev, file) do {			\
1421
	if (LP_RING(dev->dev_private)->obj == NULL)			\
1422
		LOCK_TEST_WITH_RETURN(dev, file);			\
1423 1424
} while (0)

B
Ben Widawsky 已提交
1425 1426 1427 1428
/* On SNB platform, before reading ring registers forcewake bit
 * must be set to prevent GT core from power down and stale values being
 * returned.
 */
1429 1430
void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv);
void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv);
1431
int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv);
B
Ben Widawsky 已提交
1432 1433 1434 1435

/* We give fast paths for the really cool registers */
#define NEEDS_FORCE_WAKE(dev_priv, reg) \
	(((dev_priv)->info->gen >= 6) && \
1436
	 ((reg) < 0x40000) &&		 \
1437
	 ((reg) != FORCEWAKE))
1438

1439
#define __i915_read(x, y) \
1440
	u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg);
1441

1442 1443 1444 1445 1446 1447 1448
__i915_read(8, b)
__i915_read(16, w)
__i915_read(32, l)
__i915_read(64, q)
#undef __i915_read

#define __i915_write(x, y) \
1449 1450
	void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val);

1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466
__i915_write(8, b)
__i915_write(16, w)
__i915_write(32, l)
__i915_write(64, q)
#undef __i915_write

#define I915_READ8(reg)		i915_read8(dev_priv, (reg))
#define I915_WRITE8(reg, val)	i915_write8(dev_priv, (reg), (val))

#define I915_READ16(reg)	i915_read16(dev_priv, (reg))
#define I915_WRITE16(reg, val)	i915_write16(dev_priv, (reg), (val))
#define I915_READ16_NOTRACE(reg)	readw(dev_priv->regs + (reg))
#define I915_WRITE16_NOTRACE(reg, val)	writew(val, dev_priv->regs + (reg))

#define I915_READ(reg)		i915_read32(dev_priv, (reg))
#define I915_WRITE(reg, val)	i915_write32(dev_priv, (reg), (val))
1467 1468
#define I915_READ_NOTRACE(reg)		readl(dev_priv->regs + (reg))
#define I915_WRITE_NOTRACE(reg, val)	writel(val, dev_priv->regs + (reg))
1469 1470 1471

#define I915_WRITE64(reg, val)	i915_write64(dev_priv, (reg), (val))
#define I915_READ64(reg)	i915_read64(dev_priv, (reg))
1472 1473 1474 1475

#define POSTING_READ(reg)	(void)I915_READ_NOTRACE(reg)
#define POSTING_READ16(reg)	(void)I915_READ16_NOTRACE(reg)

1476

L
Linus Torvalds 已提交
1477
#endif