cpu-imx5.c 2.3 KB
Newer Older
1
/*
2
 * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
3 4 5 6 7 8 9 10 11 12 13 14 15 16
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 *
 * This file contains the CPU initialization code.
 */

#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/init.h>
17
#include <linux/module.h>
18
#include <linux/io.h>
19 20
#include <linux/of.h>
#include <linux/of_address.h>
21

22
#include "hardware.h"
23
#include "common.h"
24

25
static int mx5_cpu_rev = -1;
26

27
#define IIM_SREV 0x24
28

29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45
static u32 imx5_read_srev_reg(const char *compat)
{
	void __iomem *iim_base;
	struct device_node *np;
	u32 srev;

	np = of_find_compatible_node(NULL, NULL, compat);
	iim_base = of_iomap(np, 0);
	WARN_ON(!iim_base);

	srev = readl(iim_base + IIM_SREV) & 0xff;

	iounmap(iim_base);

	return srev;
}

46
static int get_mx51_srev(void)
47
{
48
	u32 rev = imx5_read_srev_reg("fsl,imx51-iim");
49

50 51
	switch (rev) {
	case 0x0:
52
		return IMX_CHIP_REVISION_2_0;
53
	case 0x10:
54
		return IMX_CHIP_REVISION_3_0;
55 56 57
	default:
		return IMX_CHIP_REVISION_UNKNOWN;
	}
58 59 60 61 62 63 64 65
}

/*
 * Returns:
 *	the silicon revision of the cpu
 */
int mx51_revision(void)
{
66 67
	if (mx5_cpu_rev == -1)
		mx5_cpu_rev = get_mx51_srev();
68

69
	return mx5_cpu_rev;
70 71 72
}
EXPORT_SYMBOL(mx51_revision);

73 74 75 76 77 78 79
#ifdef CONFIG_NEON

/*
 * All versions of the silicon before Rev. 3 have broken NEON implementations.
 * Dependent on link order - so the assumption is that vfp_init is called
 * before us.
 */
80
int __init mx51_neon_fixup(void)
81
{
82 83
	if (mx51_revision() < IMX_CHIP_REVISION_3_0 &&
			(elf_hwcap & HWCAP_NEON)) {
84 85 86 87 88 89 90 91
		elf_hwcap &= ~HWCAP_NEON;
		pr_info("Turning off NEON support, detected broken NEON implementation\n");
	}
	return 0;
}

#endif

92 93
static int get_mx53_srev(void)
{
94
	u32 rev = imx5_read_srev_reg("fsl,imx53-iim");
95

96 97
	switch (rev) {
	case 0x0:
98
		return IMX_CHIP_REVISION_1_0;
99
	case 0x2:
100
		return IMX_CHIP_REVISION_2_0;
101 102 103 104 105
	case 0x3:
		return IMX_CHIP_REVISION_2_1;
	default:
		return IMX_CHIP_REVISION_UNKNOWN;
	}
106 107
}

108 109 110 111 112 113
/*
 * Returns:
 *	the silicon revision of the cpu
 */
int mx53_revision(void)
{
114 115
	if (mx5_cpu_rev == -1)
		mx5_cpu_rev = get_mx53_srev();
116

117
	return mx5_cpu_rev;
118 119
}
EXPORT_SYMBOL(mx53_revision);