cpu-imx5.c 2.2 KB
Newer Older
1
/*
2
 * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
3 4 5 6 7 8 9 10 11 12 13 14 15 16
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 *
 * This file contains the CPU initialization code.
 */

#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/init.h>
17
#include <linux/module.h>
18
#include <linux/io.h>
19

20 21
#include "hardware.h"

22
static int mx5_cpu_rev = -1;
23

24
#define IIM_SREV 0x24
25

26
static int get_mx51_srev(void)
27
{
28 29
	void __iomem *iim_base = MX51_IO_ADDRESS(MX51_IIM_BASE_ADDR);
	u32 rev = readl(iim_base + IIM_SREV) & 0xff;
30

31 32
	switch (rev) {
	case 0x0:
33
		return IMX_CHIP_REVISION_2_0;
34
	case 0x10:
35
		return IMX_CHIP_REVISION_3_0;
36 37 38
	default:
		return IMX_CHIP_REVISION_UNKNOWN;
	}
39 40 41 42 43 44 45 46 47 48 49 50
}

/*
 * Returns:
 *	the silicon revision of the cpu
 *	-EINVAL - not a mx51
 */
int mx51_revision(void)
{
	if (!cpu_is_mx51())
		return -EINVAL;

51 52
	if (mx5_cpu_rev == -1)
		mx5_cpu_rev = get_mx51_srev();
53

54
	return mx5_cpu_rev;
55 56 57
}
EXPORT_SYMBOL(mx51_revision);

58 59 60 61 62 63 64
#ifdef CONFIG_NEON

/*
 * All versions of the silicon before Rev. 3 have broken NEON implementations.
 * Dependent on link order - so the assumption is that vfp_init is called
 * before us.
 */
65
int __init mx51_neon_fixup(void)
66
{
67 68
	if (mx51_revision() < IMX_CHIP_REVISION_3_0 &&
			(elf_hwcap & HWCAP_NEON)) {
69 70 71 72 73 74 75 76
		elf_hwcap &= ~HWCAP_NEON;
		pr_info("Turning off NEON support, detected broken NEON implementation\n");
	}
	return 0;
}

#endif

77 78 79 80 81
static int get_mx53_srev(void)
{
	void __iomem *iim_base = MX51_IO_ADDRESS(MX53_IIM_BASE_ADDR);
	u32 rev = readl(iim_base + IIM_SREV) & 0xff;

82 83
	switch (rev) {
	case 0x0:
84
		return IMX_CHIP_REVISION_1_0;
85
	case 0x2:
86
		return IMX_CHIP_REVISION_2_0;
87 88 89 90 91
	case 0x3:
		return IMX_CHIP_REVISION_2_1;
	default:
		return IMX_CHIP_REVISION_UNKNOWN;
	}
92 93
}

94 95 96 97 98 99 100 101 102 103
/*
 * Returns:
 *	the silicon revision of the cpu
 *	-EINVAL - not a mx53
 */
int mx53_revision(void)
{
	if (!cpu_is_mx53())
		return -EINVAL;

104 105
	if (mx5_cpu_rev == -1)
		mx5_cpu_rev = get_mx53_srev();
106

107
	return mx5_cpu_rev;
108 109
}
EXPORT_SYMBOL(mx53_revision);