fix refill when flush bug
For single port SRAM icache, we disable read when write. So we disable if1_cango when flush if2 register
Showing
想要评论请 注册 或 登录
For single port SRAM icache, we disable read when write. So we disable if1_cango when flush if2 register