Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
OpenXiangShan
XiangShan
提交
a153fb1a
X
XiangShan
项目概览
OpenXiangShan
/
XiangShan
10 个月 前同步成功
通知
1183
Star
3914
Fork
526
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
X
XiangShan
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
前往新版Gitcode,体验更适合开发者的 AI 搜索 >>
提交
a153fb1a
编写于
1月 29, 2021
作者:
W
William Wang
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
LSQ: add XSPerf
上级
e3cc58c4
变更
2
隐藏空白更改
内联
并排
Showing
2 changed file
with
20 addition
and
1 deletion
+20
-1
src/main/scala/xiangshan/mem/lsqueue/LoadQueue.scala
src/main/scala/xiangshan/mem/lsqueue/LoadQueue.scala
+10
-1
src/main/scala/xiangshan/mem/lsqueue/StoreQueue.scala
src/main/scala/xiangshan/mem/lsqueue/StoreQueue.scala
+10
-0
未找到文件。
src/main/scala/xiangshan/mem/lsqueue/LoadQueue.scala
浏览文件 @
a153fb1a
...
...
@@ -421,7 +421,7 @@ class LoadQueue extends XSModule
XSDebug
(
l1Violation
,
"need rollback (l
4
load) pc %x roqidx %d target %x\n"
,
"need rollback (l
1
load) pc %x roqidx %d target %x\n"
,
io
.
storeIn
(
i
).
bits
.
uop
.
cf
.
pc
,
io
.
storeIn
(
i
).
bits
.
uop
.
roqIdx
.
asUInt
,
l1ViolationUop
.
roqIdx
.
asUInt
)
XSDebug
(
...
...
@@ -601,6 +601,15 @@ class LoadQueue extends XSModule
allowEnqueue
:=
validCount
+
enqNumber
<=
(
LoadQueueSize
-
RenameWidth
).
U
// perf counter
XSPerf
(
"lqRollback"
,
io
.
rollback
.
valid
,
acc
=
true
)
// rollback redirect generated
XSPerf
(
"lqFull"
,
!
io
.
allowEnqueue
,
acc
=
true
)
XSPerf
(
"lqMmioCycle"
,
uncacheState
=/=
s_idle
,
acc
=
true
)
// lq is busy dealing with uncache req
XSPerf
(
"lqMmioCnt"
,
io
.
uncache
.
req
.
fire
(),
acc
=
true
)
XSPerf
(
"lqRefill"
,
io
.
dcache
.
valid
,
acc
=
true
)
XSPerf
(
"lqWriteback"
,
PopCount
(
VecInit
(
0
until
LoadPipelineWidth
).
map
(
_
=>
io
.
ldout
(
_
).
fire
())),
acc
=
true
)
XSPerf
(
"lqWbBlocked"
,
PopCount
(
VecInit
(
0
until
LoadPipelineWidth
).
map
(
_
=>
io
.
ldout
(
_
).
valid
&&
!
io
.
ldout
(
_
).
ready
),
acc
=
true
)
// debug info
XSDebug
(
"enqPtrExt %d:%d deqPtrExt %d:%d\n"
,
enqPtrExt
(
0
).
flag
,
enqPtr
,
deqPtrExt
.
flag
,
deqPtr
)
...
...
src/main/scala/xiangshan/mem/lsqueue/StoreQueue.scala
浏览文件 @
a153fb1a
...
...
@@ -404,6 +404,16 @@ class StoreQueue extends XSModule with HasDCacheParameters with HasCircularQueue
// for 1 cycle will also promise that sq is empty in that cycle
io
.
sqempty
:=
RegNext
(
enqPtrExt
(
0
).
value
===
deqPtrExt
(
0
).
value
&&
enqPtrExt
(
0
).
flag
===
deqPtrExt
(
0
).
flag
)
// perf counter
XSPerf
(
"sqFull"
,
!
io
.
allowEnqueue
,
acc
=
true
)
XSPerf
(
"sqMmioCycle"
,
uncacheState
=/=
s_idle
,
acc
=
true
)
// lq is busy dealing with uncache req
XSPerf
(
"sqMmioCnt"
,
io
.
uncache
.
req
.
fire
(),
acc
=
true
)
XSPerf
(
"sqWriteback"
,
io
.
mmioStout
.
fire
(),
acc
=
true
)
XSPerf
(
"sqWbBlocked"
,
io
.
mmioStout
.
valid
&&
!
io
.
mmioStout
.
ready
,
acc
=
true
)
XSPerf
(
"sqValidEntryCnt"
,
distanceBetween
(
enqPtrExt
(
0
),
deqPtrExt
(
0
)))
XSPerf
(
"sqCmtEntryCnt"
,
distanceBetween
(
cmtPtrExt
(
0
),
deqPtrExt
(
0
)))
XSPerf
(
"sqNCmtEntryCnt"
,
distanceBetween
(
enqPtrExt
(
0
),
cmtPtrExt
(
0
)))
// debug info
XSDebug
(
"enqPtrExt %d:%d deqPtrExt %d:%d\n"
,
enqPtrExt
(
0
).
flag
,
enqPtr
,
deqPtrExt
(
0
).
flag
,
deqPtr
)
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录