dcache: optimize the ready signal of missqueue (#1965)
Add a custom arbiter. In the case of multiple sources with the same cache block address, the arbiter will assign only one entry in misssqueue but ready for all same cache block address requests. This will reduce the number of replays of the load instruction which cannot enter the missqueue
Showing
想要评论请 注册 或 登录