- 02 7月, 2021 2 次提交
-
-
由 iabdalkader 提交于
-
由 iabdalkader 提交于
* Modify common functions in adc.c to accept ADC handle. * Most external channels are connected to ADC12 which is used by default. * For ADCAll (internal channels) ADC3 is used instead. * Issue #4435 is possibly related (at least partially fixed).
-
- 18 12月, 2020 1 次提交
-
-
由 Damien George 提交于
Signed-off-by: NDamien George <damien@micropython.org>
-
- 02 6月, 2020 1 次提交
-
-
由 Damien George 提交于
-
- 15 5月, 2020 1 次提交
-
-
由 Thomas Roberts 提交于
-
- 18 4月, 2020 1 次提交
-
-
由 stijn 提交于
These are found when building with -Wfloat-conversion.
-
- 05 4月, 2020 1 次提交
-
-
由 Jim Mussared 提交于
-
- 28 3月, 2020 1 次提交
-
-
由 Damien George 提交于
Using new options enabled in the uncrustify configuration.
-
- 28 2月, 2020 1 次提交
-
-
由 Damien George 提交于
This is run with uncrustify 0.70.1, and black 19.10b0.
-
- 13 2月, 2020 1 次提交
-
-
由 Damien George 提交于
This commit adds mp_raise_msg_varg(type, fmt, ...) as a helper for nlr_raise(mp_obj_new_exception_msg_varg(type, fmt, ...)). It makes the C-level API for raising exceptions more consistent, and reduces code size on most ports: bare-arm: +28 +0.042% minimal x86: +100 +0.067% unix x64: -56 -0.011% unix nanbox: -300 -0.068% stm32: -204 -0.054% PYBV10 cc3200: +0 +0.000% esp8266: -64 -0.010% GENERIC esp32: -104 -0.007% GENERIC nrf: -136 -0.094% pca10040 samd: +0 +0.000% ADAFRUIT_ITSYBITSY_M4_EXPRESS
-
- 15 10月, 2019 4 次提交
-
-
由 iabdalkader 提交于
Set to 810 cycles following HAL examples.
-
由 iabdalkader 提交于
-
由 iabdalkader 提交于
The call to is_adcx_channel is redundant because the channel is already checked just before calling adc_init_single in adc_make_new.
-
由 iabdalkader 提交于
Use NB_TO_CHANNEL to map decimal numbers to channel numbers. And use the correct rank to initialize channels (ADC_REGULAR_RANK_1).
-
- 04 10月, 2019 1 次提交
-
-
由 Chris Mason 提交于
STM32F0 has PCLK=48MHz and maximum ADC clock is 14MHz so use PCLK/4=12MHz to stay within spec of the ADC peripheral. In pyb.ADC set common sampling time to approx 4uS for internal and external sources. In machine.ADC reduce sample time to approx 1uS for external source, leave internal at maximum sampling time.
-
- 08 7月, 2019 1 次提交
-
-
由 Chris Mason 提交于
-
- 03 7月, 2019 1 次提交
-
-
由 Damien George 提交于
-
- 20 5月, 2019 1 次提交
-
-
由 Damien George 提交于
Fixes issue #4794.
-
- 02 5月, 2019 1 次提交
-
-
由 Chris Mason 提交于
Includes: - Support for CAN3. - Support for UART9 and UART10. - stm32f413xg.ld and stm32f413xh.ld linker scripts. - stm32f413_af.csv alternate function mapping. - startup_stm32f413xx.s because F413 has different interrupt vector table. - Memory configuration with: 240K filesystem, 240K heap, 16K stack.
-
- 12 2月, 2019 1 次提交
-
-
由 Damien George 提交于
-
- 06 2月, 2019 1 次提交
-
-
由 Damien George 提交于
-
- 12 12月, 2018 3 次提交
-
-
由 Damien George 提交于
-
由 Damien George 提交于
-
由 Damien George 提交于
-
- 06 12月, 2018 1 次提交
-
-
由 boochow 提交于
The L432 does not have: GPIOD, TIM3, SPI2, ADC dual mode operation, 2-banks flash.
-
- 26 11月, 2018 1 次提交
-
-
由 Tobias Badertscher 提交于
This increases the precision of the ADC.
-
- 20 9月, 2018 3 次提交
-
-
由 Damien George 提交于
They need time (around 4us for VREFINT) to obtain accurate results. Fixes issue #4022.
-
由 Damien George 提交于
-
由 Andrew Leech 提交于
This part is functionally similar to STM32F767xx (they share a datasheet) so support is generally comparable. When adding board support the stm32f767_af.csv and stm32f767.ld should be used.
-
- 04 8月, 2018 2 次提交
-
-
由 Damien George 提交于
And increase sampling time to get better results for internal channels.
-
由 Damien George 提交于
Prior to this patch, if VBAT was read via ADC.read() or ADCAll.read_channel(), then it would remain enabled and subsequent reads of TEMPSENSOR or VREFINT would not work. This patch makes sure that VBAT is disabled for all cases that it could be read.
-
- 08 7月, 2018 1 次提交
-
-
由 Damien George 提交于
With this and previous patches the stm32 port can now be compiled using object representation D (nan boxing). Note that native code and frozen mpy files with float constants are currently not supported with this object representation.
-
- 28 5月, 2018 1 次提交
-
-
由 Damien George 提交于
-
- 18 5月, 2018 1 次提交
-
-
由 Tobias Badertscher 提交于
-
- 04 5月, 2018 1 次提交
-
-
由 Damien George 提交于
On this 32-bit arch there's no need to use the long version of the format specifier. It's only there to appease the compiler which checks the type of the args passed to printf. Removing the "l" saves a bit of code space.
-
- 02 5月, 2018 1 次提交
-
-
由 Damien George 提交于
This makes ADCAll work correctly on L4 MCUs.
-
- 01 5月, 2018 1 次提交
-
-
由 iabdalkader 提交于
ADC3 is used because the H7's internal ADC channels are connected to ADC3 and the uPy driver doesn't support more than one ADC. Only 12-bit resolution is supported because 12 is hard-coded and 14/16 bits are not recommended on some ADC3 pins (see errata). Values from internal ADC channels are known to give wrong values at present.
-
- 11 4月, 2018 3 次提交
-
-
由 Damien George 提交于
The only configuration that changes with this patch is that on L4 MCUs the clock prescaler changed from ADC_CLOCK_ASYNC_DIV2 to ADC_CLOCK_ASYNC_DIV1 for the ADCAll object. This should be ok.
-
由 Damien George 提交于
A value of DISABLE for EOCSelection is invalid. This would have been interpreted instead as ADC_EOC_SEQ_CONV, but really it should be ADC_EOC_SINGLE_CONV for the uses in this code. So this has been fixed. ExternalTrigConv should be ADC_SOFTWARE_START because all ADC conversions are started by software. This is now fixed.
-
由 Damien George 提交于
Saves 200 bytes of code space.
-