- 14 2月, 2020 7 次提交
-
-
由 GaoWei8 提交于
* Replace Softsign Eigen with c implementation test=develop
-
由 Yiqun Liu 提交于
* Optimize softmax. When the input tensor is 2-D and axis is 1, there is no need to resize. * Optimize the gru, avoid calling Tensor::Slice. test=develop * Remove a std::vector in softmax. test=develop * Define CalculateSeqWidth to get the width of a sequence. test=develop
-
由 huzhiqiang 提交于
-
由 Yuan Shuai 提交于
* comment All opencl buffer kernels. test=develop * refactor conv, depthwise into one routing selection. test=develop
-
由 hong19860320 提交于
-
由 xiaogang 提交于
-
由 xiaogang 提交于
fix fpga lite_tensor compile bug add fake quantize_abs_max op test=develop
-
- 13 2月, 2020 14 次提交
-
-
由 cc 提交于
Update mask demo docs, add model download from paddlehub
-
由 Santa An 提交于
* [LITE][BM] support VGG,Inception,Mobilenet,Darknet, test=develop
-
由 huzhiqiang 提交于
-
由 cc 提交于
-
由 huzhiqiang 提交于
* modify opt name test=develop * fix code style test=develop * test=develop
-
由 GaoWei8 提交于
* replace gru RowWiseAdd Eigen with c implementation test=develop
-
由 cc 提交于
-
由 Wilber 提交于
* update cuda doc. test=document_fix * update for clang. test=document_fix
-
由 huzhiqiang 提交于
-
由 Yuan Shuai 提交于
* [LITE][OPENCL] Add opencl image2d conv3x3. test=develop
-
由 cc 提交于
-
由 zhupengyang 提交于
-
由 zhupengyang 提交于
-
由 huzhiqiang 提交于
-
- 12 2月, 2020 11 次提交
-
-
由 yiicy 提交于
* [DEMO] add mask detection demo, test=develop * [DEMO] fix ssd detection demo bug, test=develop
-
由 Jiaying Zhao 提交于
* [LITE][OPENCL]Add scale kernel. * [LITE][OPENCL]Add scale kernel, format code style.
-
由 HappyAngel 提交于
add concat ut, test=develop * fix axis compute, test=develop * add other axis, test=develop * fix ut. test=develop
-
由 HappyAngel 提交于
* fix con+relu6/leakyRelu fusion in Fp32, test=develop * note m=397 in sgemv_int8 ut, test=develop * fix ios build error. test=develop
-
由 xiaogang 提交于
fix conv_winograd multithreads bug
-
由 yiicy 提交于
* [ARM] add 5x5s2 depthwise conv armv8 impl, test=develop * [ARM] add int8 5x5s2 dw conv armv7 impl, test=develop * [ARM] add int8 5x5s2 dw conv impl, test=develop * [ARM] close int8 conv ut, test=develop
-
由 yiicy 提交于
[OPENCL] add sigmoid image2d kernel and ut
-
由 zhupengyang 提交于
-
由 zhupengyang 提交于
-
由 Yan Chunwei 提交于
-
由 xiaogang 提交于
* fix: update fpga backend and kernel test=develop * style: style fix test=develop
-
- 11 2月, 2020 4 次提交
-
-
由 Yiqun Liu 提交于
* Optimize the transform from Paddle' Tensor to EigenVector, avoiding defining multiple DDim. * Optimize the compute implementation of several operators. test=develop
-
由 Yiqun Liu 提交于
* Optimize the InferShape of several operators. test=develop * Remove the new function, resize and CheckPositive in DDim. test=develop * Fix a bug in fc_op's InferShape. test=develop
-
由 huzhiqiang 提交于
-
由 cc 提交于
* update doc:add_operation, model_quantization and support_operation_list, test=document_fix
-
- 10 2月, 2020 4 次提交
-
-
由 xiaogang 提交于
-
由 Yuan Shuai 提交于
[LITE][OPENCL] Add 3 kernels of ElementwiseAdd/FusionElemenwiseAddAct op with opencl image format (#2844) * [LITE][OPENCL] Add 3 kernels of ElementwiseAdd/FuseElementwiseAdd op. test=develop
-
由 huzhiqiang 提交于
-
由 hong19860320 提交于
-