- 26 12月, 2019 13 次提交
-
-
由 Wen He 提交于
Enable DP_PWR signal to power the DP to HDMI converter cable. Signed-off-by: NWen He <wen.he_1@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Enable 4-byte Fast Read command for Flexspi AHB mode Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Enable 4-byte Fast Read command for Flexspi AHB mode Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Enable AHB support for Flexspi controller interface meaning memory can be accessed via md command using absolute addresses Signed-off-by: NYogesh Gaur <yogeshnarayan.gaur@nxp.com> Signed-off-by: NAshish Kumar <Ashish.Kumar@nxp.com> Signed-off-by: NRajat Srivastava <rajat.srivastava@nxp.com> Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com> Signed-off-by: NSriram Dash <sriram.dash@nxp.com> Signed-off-by: NAshish Kumar <Ashish.Kumar@nxp.com> Signed-off-by: NRajat Srivastava <rajat.srivastava@nxp.com> Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com>
-
由 Pramod Kumar 提交于
Current implementation to get board version through GPIO is broken due to endianness issue hence it is not working for rev B board. Fix it to make it work for Rev A as well as Rev B boards Signed-off-by: NPramod Kumar <pramod.kumar_1@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Alison Wang 提交于
In commit <db4080d5>, SPL_FSL_PBL is removed from the configs of some LayerScape platforms. Actually, SPL_FSL_PBL is needed for SD/NAND boot on LS1021A/LS1043A/LS1046A to create boot binary having SPL binary in PBI format concatenated with u-boot binary. SPL_FRAMEWORK is used on these platforms too. Signed-off-by: NAlison Wang <alison.wang@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Alex Marginean 提交于
Hardware comes out of reset with implicit values, but these are outside the accepted range for Layerscape gen 3 chassis spec used on LS1028A. Allocate different IDs and fix up Linux DT to use them. Signed-off-by: NAlex Marginean <alexandru.marginean@nxp.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Tested-by: NMichael Walle <michael@walle.cc> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Vabhav Sharma 提交于
LX2160A PL011 UART driver fetch IP block values using platform data from board file instead of device tree. Modified UART nodes in device tree to disable state. Signed-off-by: NVabhav Sharma <vabhav.sharma@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
USB3.0 Receiver needs to enable fixed equalization for each of PHY instances in an SOC. This is similar to erratum A-009007, but this one is for LX2160A, and the register value is different. Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Michael Walle 提交于
Mark board_fit_config_name_match() as weak so a board can overwrite the empty function. Signed-off-by: NMichael Walle <michael@walle.cc> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Udit Agarwal 提交于
Maximum size of secure boot header to be read from MMC is 12KB which spans across 0x20 blocks. Hence increase the mmc read size for secure boot headers from MMC to 0x20 blocks. Signed-off-by: NUdit Agarwal <udit.agarwal@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Florinel Iordache 提交于
Add support for DPSPARSER object (create/destroy, open/close, apply spb) which is required to configure Soft Parser by using MC. Also add uboot command to apply Soft Parser Blob with command: fsl_mc apply spb <spb_load_addr> Signed-off-by: NFlorinel Iordache <florinel.iordache@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
- 24 12月, 2019 1 次提交
-
-
https://gitlab.denx.de/u-boot/custodians/u-boot-mpc85xx由 Tom Rini 提交于
- Enable DM driver on ppc/km boards - Enable DM_USB for some of NXP powerpc platforms: P5040, T4240, T208x, T104x, P4080, P2041, P2020, P1020, P3041 - Some updates in mpc85xx-ddr driver, km boards
-
- 23 12月, 2019 25 次提交
-
-
由 Holger Brunck 提交于
This is the first step to use DM support for the KM powerpc boards. Signed-off-by: NHolger Brunck <holger.brunck@ch.abb.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com> CC: Mario Six <mario.six@gdsys.cc> CC: Wolfgang Denk <wd@denx.de> CC: Valentin Longchamp <valentin.longchamp@ch.abb.com> CC: Priyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Ran Wang 提交于
Signed-off-by: NRan Wang <ran.wang_1@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Joakim Tjernlund 提交于
Some of t1042 boards fails DDR init with an Automatic calibration error every now and then. Investigations revealed that true Warm boots never failed. Warm boots has some extra steps performed, one being to start DDRC in Self Refresh and then clearing SR right after. Applying this SR method unconditionally made all our boards stable again, regardless of Cold/Warm boot. Signed-off-by: NJoakim Tjernlund <joakim.tjernlund@infinera.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Holger Brunck 提交于
CONFIG_CONS_INDEX is nowhere used for this board, we can drop it. Signed-off-by: NHolger Brunck <holger.brunck@ch.abb.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com> CC: Priyanka Jain <priyanka.jain@nxp.com> CC: Valentin Longchamp <valentin.longchamp@ch.abb.com>
-
由 Holger Brunck 提交于
We can use the existing CONFIG_SYS_CONFIG_NAME define for that and remove the option. Also fix the boot string for all km83xx boards. Signed-off-by: NHolger Brunck <holger.brunck@ch.abb.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com> CC: Priyanka Jain <priyanka.jain@nxp.com> CC: Valentin Longchamp <valentin.longchamp@ch.abb.com>
-
由 Holger Brunck 提交于
Remove this from the board header files and move it to Kconfig. Also use the correct default address for kmtegr1. Signed-off-by: NHolger Brunck <holger.brunck@ch.abb.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com> CC: Priyanka Jain <priyanka.jain@nxp.com> CC: Valentin Longchamp <valentin.longchamp@ch.abb.com>
-
由 Holger Brunck 提交于
On kmtegr1 we have to specify the second localbus clock signal also instead of using the default for our ppc 8309 boards. Signed-off-by: NHolger Brunck <holger.brunck@ch.abb.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com> CC: Priyanka Jain <priyanka.jain@nxp.com> CC: Valentin Longchamp <valentin.longchamp@ch.abb.com>
-
- 18 12月, 2019 1 次提交
-
-
https://gitlab.denx.de/u-boot/custodians/u-boot-x86由 Tom Rini 提交于
- Various x86 common codes updated for TPL/SPL - I2C designware driver updated for PCI - ICH SPI driver updated to support Apollo Lake - Add Intel FSP2 base support - Intel Apollo Lake platform specific drivers support - Add a new board Google Chromebook Coral
-