- 05 12月, 2013 1 次提交
-
-
由 Hardik Patel 提交于
Signed-off-by: NHardik Patel <hardik.patel@volansystech.com>
-
- 04 12月, 2013 9 次提交
-
-
由 Lokesh Vutla 提交于
Certain EFUSE settings were recommended for the first four lots of OMAP5 ES1.0 silicon. These are not applicable for OMAP5 ES2.0 and DRA7 silicon. So removing these EFUSE settings. Reported-by: NGriffis, Brad <bgriffis@ti.com> Signed-off-by: NLokesh Vutla <lokeshvutla@ti.com>
-
由 Roger Quadros 提交于
Adds the necessary PRCM and Control register information for SATA on DRA7xx. Signed-off-by: NRoger Quadros <rogerq@ti.com>
-
由 Roger Quadros 提交于
Add platform glue logic for the SATA controller. Signed-off-by: NRoger Quadros <rogerq@ti.com>
-
由 Roger Quadros 提交于
Adds the necessary PRCM and Control register information for SATA on OMAP5. Signed-off-by: NRoger Quadros <rogerq@ti.com>
-
由 Roger Quadros 提交于
Pipe3 PHY is used by SATA, USB3 and PCIe modules. This is a driver for the Pipe3 PHY. Signed-off-by: NRoger Quadros <rogerq@ti.com>
-
由 SRICHARAN R 提交于
When core power domain hits oswr, then DDR3 memories does not come back while resuming. This is because when EMIF registers are lost, then the controller takes care of copying the values from the shadow registers. If the shadow registers are not updated with the right values, then this results in incorrect settings while resuming. So updating the shadow registers with the corresponding status registers here during the boot. Signed-off-by: NSricharan R <r.sricharan@ti.com>
-
由 SRICHARAN R 提交于
Currently the DDR3 memory on DRA7 ES1.0 evm board is enabled using software leveling. This was done since hardware leveling was not working. Now that the right sequence to do hw leveling is identified, use it. This is required for EMIF clockdomain to idle and come back during lowpower usecases. Signed-off-by: NSricharan R <r.sricharan@ti.com>
-
由 Tom Rini 提交于
Based on the definitive guide to EMIF configuration[1] certain registers that we have been modifying (and are documented registers) should be left in their reset values rather than modified. This has been tested on AM335x GP EVM and Beaglebone White. [1]: http://processors.wiki.ti.com/index.php/AM335x_EMIF_Configuration_tips Cc: Enric Balletbo i Serra <eballetbo@iseebcn.com> Cc: Javier Martinez Canillas <javier@dowhile0.org> Cc: Heiko Schocher <hs@denx.de> Cc: Lars Poeschel <poeschel@lemonage.de> Signed-off-by: NTom Rini <trini@ti.com> Tested-by: NMatt Porter <matt.porter@linaro.org>
-
由 Lubomir Popov 提交于
The struct incorrectly referenced SMPS1 for all three power domains. Fixed this by using SMPS2 and SMPS5 as appropriate. Add some comments and choose voltage values that correspond to voltage selection codes. Signed-off-by: NLubomir Popov <l-popov@ti.com>
-
- 03 12月, 2013 1 次提交
-
-
由 Chin Liang See 提交于
Adding Freeze Controller driver. All HPS IOs need to be in freeze state during pin mux or IO buffer configuration. It is to avoid any glitch which might happen during the configuration from propagating to external devices. Signed-off-by: NChin Liang See <clsee@altera.com> Cc: Wolfgang Denk <wd@denx.de> CC: Pavel Machek <pavel@denx.de> Cc: Dinh Nguyen <dinguyen@altera.com> Cc: Tom Rini <trini@ti.com> Cc: Albert Aribaud <albert.u.boot@aribaud.net>
-
- 02 12月, 2013 2 次提交
-
-
由 Bo Shen 提交于
Enable Atmel sama5d3xek boart spl boot support, which can load u-boot from SD card with FAT file system. Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Bo Shen 提交于
As the DBGU and PIT has its own ID on sama5d3 SoC, while not share with SYS ID. So, correct them. Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
- 14 11月, 2013 1 次提交
-
-
由 Wu, Josh 提交于
The SAMA5D36 chip is the superset product of SAMA5D3x family. For detail information please refer to: http://www.atmel.com/Microsite/sama5d3/default.aspxSigned-off-by: NJosh Wu <josh.wu@atmel.com> Acked-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
- 12 11月, 2013 1 次提交
-
-
由 Heiko Schocher 提交于
As http://www.denx.de/wiki/view/U-Boot/DesignPrinciples#2_Keep_it_Fast states: "Initialize devices only when they are needed within U-Boot" enable the RTC32K OSC only, if CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC is enabled. Enable this in ti_am335x_common.h, so all boards in mainline should work as before. Signed-off-by: NHeiko Schocher <hs@denx.de> Cc: Tom Rini <trini@ti.com>
-
- 06 11月, 2013 2 次提交
-
-
由 Radhey Shyam Pandey 提交于
TZ_DDR_RAM on reset is in secure mode. Since uboot and linux runs in full TZ privilege secure mode, no need to set DDR trustzone to non-secure. Signed-off-by: NRadhey Shyam Pandey <radheys@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
In case where ps-ddr is not used, do not remap OCM to high address and keep it from 0x0. Linux SMP requires to have memory at 0x0. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
- 05 11月, 2013 2 次提交
-
-
由 Rob Herring 提交于
Convert socfpga to use the commmon timer code. Signed-off-by: NRob Herring <rob.herring@calxeda.com>
-
由 Rob Herring 提交于
Convert highbank to use the commmon timer code. Signed-off-by: NRob Herring <rob.herring@calxeda.com>
-
- 02 11月, 2013 2 次提交
-
-
由 Tom Rini 提交于
There is a board-specific portion for calling watchdog enable itself, in main U-Boot. Signed-off-by: NTom Rini <trini@ti.com>
-
由 Tom Rini 提交于
Create a common header file for the RTC IP block that is shared between davinci and am33xx. Signed-off-by: NTom Rini <trini@ti.com>
-
- 01 11月, 2013 6 次提交
-
-
由 Masahiro Yamada 提交于
This patch moves S5PC, EXYNOS specific directory entries from the toplevel Makefile to arch/arm/cpu/armv7/Makefile using Kbuild descending feature. Signed-off-by: NMasahiro Yamada <yamada.m@jp.panasonic.com> Cc: Minkyu Kang <mk7.kang@samsung.com>
-
由 Masahiro Yamada 提交于
This patch moves OMAP specific directory entries from the toplevel Makefile and spl/Makefile to arch/arm/cpu/armv7/Makefile using Kbuild descending feature. Signed-off-by: NMasahiro Yamada <yamada.m@jp.panasonic.com> Cc: Tom Rini <trini@ti.com>
-
由 Masahiro Yamada 提交于
This patch moves Tegra specific directory entries from the toplevel Makefile and spl/Makefile to arch/arm/cpu/*/Makefile using Kbuild descending feature. Signed-off-by: NMasahiro Yamada <yamada.m@jp.panasonic.com> Cc: Tom Warren <TWarren@nvidia.com>
-
由 Fabio Estevam 提交于
setup_wdog macro is not used anywhere, so just remove it. Signed-off-by: NFabio Estevam <fabio.estevam@freescale.com> Acked-by: NStefano Babic <sbabic@denx.de>
-
由 Fabio Estevam 提交于
Enable L2 cache for improving the system performance. Signed-off-by: NFabio Estevam <fabio.estevam@freescale.com>
-
由 Masahiro Yamada 提交于
Signed-off-by: NMasahiro Yamada <yamada.m@jp.panasonic.com>
-
- 21 10月, 2013 3 次提交
-
-
由 Dan Murphy 提交于
Add the support for the dra7xx xhci usb host. dra7xx does not contain an EHCI controller so the headers can be removed from the board file. The xHCI host on dra7xx is connected to a usb2 phy so need to add support to enable those clocks. Signed-off-by: NDan Murphy <dmurphy@ti.com>
-
由 Dan Murphy 提交于
Add the prcm registers and the bit definitions to enable the USB SS port of the OMAP5 device. Signed-off-by: NDan Murphy <dmurphy@ti.com>
-
由 Vivek Gautam 提交于
Adding methods to turn on/off power to USB3.0 type PHY as and when required by the controller. Signed-off-by: NVivek Gautam <gautam.vivek@samsung.com> Cc: Julius Werner <jwerner@chromium.org> Cc: Simon Glass <sjg@chromium.org> Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Dan Murphy <dmurphy@ti.com> Cc: Marek Vasut <marex@denx.de>
-
- 17 10月, 2013 3 次提交
-
-
由 Pierre Aubert 提交于
Signed-off-by: NPierre Aubert <p.aubert@staubli.com> CC: Stefano Babic <sbabic@denx.de>
-
由 Michal Simek 提交于
Zynq lowlevel_init() was implemented in C but stack pointer is setup after function call in _main(). Move architecture setup to arch_cpu_init() which is call as the first function in board_init_f() which already have correct stack pointer. Reported-by: NSven Schwermer <sven.schwermer@tuhh.de> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 trem 提交于
Signed-off-by: NPhilippe Reynes <tremyfr@yahoo.fr>
-
- 15 10月, 2013 5 次提交
-
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de> [trini: Drop changes for PEP 4 following python tools] Signed-off-by: NTom Rini <trini@ti.com>
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Dan Murphy 提交于
OMAP4 panda rev A6 is a 4430 es2.3 IC with an updated memory part. The panda rev A6 uses Elpida 2x4Gb memory and no longer uses Micron so the timings needs to be updated Signed-off-by: NDan Murphy <dmurphy@ti.com>
-
- 08 10月, 2013 1 次提交
-
-
由 Chin Liang See 提交于
Adding System Manager driver which will configure the pin mux for real hardware Cyclone V development kit (not Virtual Platform) Signed-off-by: NChin Liang See <clsee@altera.com> Reviewed-by: NPavel Machek <pavel@denx.de> Acked-by: NDinh Nguyen <dinguyen@altera.com> Cc: Wolfgang Denk <wd@denx.de> CC: Pavel Machek <pavel@denx.de> Cc: Dinh Nguyen <dinguyen@altera.com> Cc: Tom Rini <trini@ti.com> Cc: Albert Aribaud <albert.u.boot@aribaud.net>
-
- 07 10月, 2013 1 次提交
-
-
由 Poddar, Sourav 提交于
Clock requirement for qspi clk is 192 Mhz. According to the below formulae, f dpll = f ref * 2 * m /(n + 1) clockoutx2_Hmn = f dpll / (hmn+ 1) fref = 20 Mhz, m = 96, n = 4 gives f dpll = 768 Mhz For clockoutx2_Hmn to be 768, hmn + 1 should be 4. Signed-off-by: NSourav Poddar <sourav.poddar@ti.com> Reviewed-by: NJagannadha Sutradharudu Teki <jagannadh.teki@gmail.com>
-