- 27 5月, 2022 2 次提交
-
-
-
由 Tom Rini 提交于
- Fixes for pytest timeout in CI, missing dependency on PCI for the e1000 driver, fix for CVE-2022-30767 (NFS), TI K3 AM642 DTS bugfix, MAINTAINERS updates, mksquashfs version check fix.
-
- 26 5月, 2022 17 次提交
-
-
由 Sean Anderson 提交于
This driver depends on PCI. Update the Kconfig accordingly. Signed-off-by: NSean Anderson <sean.anderson@seco.com> Reviewed-by: NTim Harvey <tharvey@gateworks.com> Reviewed-by: NStefan Roese <sr@denx.de> Reviewed-by: NRamon Fried <rfried.dev@gmail.com>
-
由 Heinrich Schuchardt 提交于
Testing with mksquasshfs 4.5.1 results in an error ValueError: could not convert string to float: '4.5.1' Version 4.10 would be considered to be lower than 4.4. Fixes: 04c9813e ("test/py: rewrite common tools for SquashFS tests") Signed-off-by: NHeinrich Schuchardt <heinrich.schuchardt@canonical.com>
-
由 Wasim Khan 提交于
Update MAINTAINERS List for LS2088ARDB and LS2088AQDS platforms Signed-off-by: NWasim Khan <wasim.khan@nxp.com>
-
由 Georgi Vlaev 提交于
Since commit dffdb1f8 ("board: ti: am64x: Use fdt functions for ram and bank init") ddr_init() and dram_bank_init() have switched to fdtdec for getting the memory configuration from the am64xx dts files instead of using hardcoded values. This requires an accessible memory node in SPL as we already have in k3-am642-r5-evm.dts. Make the memory node accessible in A53 SPL for both am642-sk and am642-evm and in am642-sk R5 SPL. Signed-off-by: NGeorgi Vlaev <g-vlaev@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Joel Stanley 提交于
Add the rest of the ASPEED drivers that are in tree. Most are obvious, except for ftgmac100 which matches the register layout used in the ASPEED SoC. I am the Linux maintainer for the ASPEED kernel port, and help maintain the fork of u-boot used for OpenBMC, so add myself as a reviewer so I can stay informed about u-boot changes. Signed-off-by: NJoel Stanley <joel@jms.id.au> Reviewed-by: NChia-Wei Wang <chiawei_wang@aspeedtech.com>
-
由 Andrea zi0Black Cappa 提交于
This patch mitigates the vulnerability identified via CVE-2019-14196. The previous patch was bypassed/ineffective, and now the vulnerability is identified via CVE-2022-30767. The patch removes the sanity check introduced to mitigate CVE-2019-14196 since it's ineffective. filefh3_length is changed to unsigned type integer, preventing negative numbers from being used during comparison with positive values during size sanity checks. Signed-off-by: NAndrea zi0Black Cappa <zi0Black@protonmail.com>
-
由 Bin Meng 提交于
Use test_part_types as the name instead of dm_compact. Signed-off-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Bin Meng 提交于
Use test_fstypes as the name instead of test_dm_compact. Signed-off-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Bin Meng 提交于
Reset the console timeout value as some tests may change its default value during the execution. This fixes the random case timeout issue seen in the U-Boot CI. Signed-off-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Bin Meng 提交于
Set kernel_comp_addr_r and kernel_comp_size for compressed kernel. Adjust existing addresses for ramdisk, so that kernel_comp_addr_r comes before the ramdisk image, since the decompressed kernel size is known to us. This way we can allow big ramdisk image to be loaded. Signed-off-by: NBin Meng <bmeng.cn@gmail.com> Reviewed-by: NLeo Yu-Chi Liang <ycliang@andestech.com>
-
由 Bin Meng 提交于
Set kernel_comp_addr_r and kernel_comp_size for compressed kernel. Adjust existing addresses for ramdisk, so that kernel_comp_addr_r comes before the ramdisk image, since the decompressed kernel size is known to us. This way we can allow big ramdisk image to be loaded. Update unleashed.rst to remove the manual environment configuration for compressed kernel boot. Signed-off-by: NBin Meng <bmeng.cn@gmail.com> Reviewed-by: NLeo Yu-Chi Liang <ycliang@andestech.com>
-
由 Bin Meng 提交于
Move kernel_comp_addr_r to an address that comes before the ramdisk image, since the decompressed kernel size is known to us. This way we can allow big ramdisk image to be loaded. Signed-off-by: NBin Meng <bmeng.cn@gmail.com> Reviewed-by: NLeo Yu-Chi Liang <ycliang@andestech.com>
-
由 Leo Yu-Chi Liang 提交于
Clean up asm/io.h by - removing commented code - removing outdated comments - removing unused definitions (for mem_isa, mem_pci) This massively improves the readability of the file. Suggested by commits: 7ab2e47d ("arm: Clean up asm/io.h") 909d0399 ("ARM: asm/io.h: kill off confusing #ifdef __mem_pci block") Signed-off-by: NLeo Yu-Chi Liang <ycliang@andestech.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Michal Simek 提交于
Commit ba1ed5b0 ("Convert CONFIG_ARCH_MAP_SYSMEM to Kconfig") clearly defined that this option is available for SANDBOX (was also for already removed NDS32). That's why there is no way how this code can be enabled with current Kconfig layout for riscv. Based on this removing this code. Signed-off-by: NMichal Simek <michal.simek@amd.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Heinrich Schuchardt 提交于
The sbi command displays the ID of the implementation of the RISC-V Supervisor Binary Interface Specification. A new ID for Coffer has recently been added. Signed-off-by: NHeinrich Schuchardt <heinrich.schuchardt@canonical.com> Reviewed-by: NLeo Yu-Chi Liang <ycliang@andestech.com>
-
由 Rick Chen 提交于
Disable BINMAN_FDT for ae350 boards which don't actually use it. Fixes: 836eac7c ("fdt: Make OF_BOARD a bool option") Signed-off-by: NRick Chen <rick@andestech.com> Reviewed-by: NLeo Yu-Chi Liang <ycliang@andestech.com>
-
由 Rick Chen 提交于
Enable OF_HAS_PRIOR_STAGE for ae350 boards with OF_BOARD Fixes: 239d22c7 ("fdt: Enable OF_HAS_PRIOR_STAGE for most boards with OF_BOARD") Signed-off-by: NRick Chen <rick@andestech.com> Reviewed-by: NLeo Yu-Chi Liang <ycliang@andestech.com>
-
- 25 5月, 2022 2 次提交
-
-
https://source.denx.de/u-boot/custodians/u-boot-microblaze由 Tom Rini 提交于
Xilinx changes for v2022.07-rc4 zynqmp: - Fix DP PLL configuration for zcu102/zcu106 and SOM - Fix split mode for starting R5s - DT fixes - Remove firmware node for mini configurations - Wire TEE for multi DTB fit image xilinx: - Handle board_get_usable_ram_top(0) properly phy: - Extend psgtr timeout mmc: - Fix mini configuration which misses zynqmp_pm_is_function_supported()
-
https://source.denx.de/u-boot/custodians/u-boot-sunxi由 Tom Rini 提交于
The bulk of it is (finally!) some DT sync from the kernel. We refrained from syncing one incompatible change, as this would spoil booting Linux kernels before v5.13 with U-Boot's DT (via UEFI, for instance). I test booted Linux v5.18 and v5.4 with that new DT on some boards, and the headless peripherals (MMC, USB, Ethernet) seemed to work. The rest are fixes: - silencing missing clock warnings due to the new pinctrl driver - fixing "UART0 on PortF", allowing UART access through the SD card pins - add an F1C100s clock driver, to enable MMC support (SPI comes later) - some cleanups for CONS_INDEX_n in Kconfig Tested on BananaPi-M1, Pine64-LTS, Pine-H64, X96-Mate (H616) and OrangePi-Zero.
-
- 24 5月, 2022 16 次提交
-
-
-
由 Michal Simek 提交于
Fix TEE wiring when MULTI_DTB is selected. Signed-off-by: NMichal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/c8523a89d910ae6b8a9971b4e7b3bda89be3dc27.1652874088.git.michal.simek@amd.com
-
https://gitlab.denx.de/u-boot/custodians/u-boot-socfpga由 Tom Rini 提交于
- Add the terasic de10-standard board
-
由 Samuel Holland 提交于
These were only ever implied by sunxi platforms, and that usage has been removed. Current practice is to specify CONFIG_CONS_INDEX in each board's defconfig. Signed-off-by: NSamuel Holland <samuel@sholland.org> Reviewed-by: NTom Rini <trini@konsulko.com> Signed-off-by: NAndre Przywara <andre.przywara@arm.com>
-
由 Samuel Holland 提交于
ARCH_SUNXI selects DM_SERIAL, so the condition can never be satisfied. Signed-off-by: NSamuel Holland <samuel@sholland.org> Reviewed-by: NAndre Przywara <andre.przywara@arm.com> Signed-off-by: NAndre Przywara <andre.przywara@arm.com>
-
由 Andre Przywara 提交于
When CONFIG_UART0_PORT_F is defined, we try to configure two PortF pins (usually used for the SD card) as UART0. Some SoCs use the mux value of 3 for this, while others use 4. The combination of Kconfig symbols we currently use was not quite right: we mis-configure the A31, A64, H6 and H616. Going through the list in the pinctrl driver, there are only a few older SoCs that use a value of 4, so revert the #ifdef clause, and name those explicitly, instead of the other way around. Signed-off-by: NAndre Przywara <andre.przywara@arm.com> Reviewed-by: NSamuel Holland <samuel@sholland.org>
-
由 Andre Przywara 提交于
Some devices enumerate various clocks in their DT, and many drivers just blanketly try to enable all of them. This creates problems since we only model a few gate clocks, and the clock driver outputs a warning when a clock is not described: ========= sunxi_set_gate: (CLK#3) unhandled ========= Some clocks don't have an enable bit, or are already enabled in a different way, so we might want to just ignore them. Add a CCU_CLK_F_DUMMY_GATE flag that indicates that case, and define a GATE_DUMMY macro that can be used in the clock description array. Define a few clocks, used by some pinctrl devices, that way to suppress the runtime warnings. Signed-off-by: NAndre Przywara <andre.przywara@arm.com> Reviewed-by: NSamuel Holland <samuel@sholland.org>
-
由 Andre Przywara 提交于
The introduction of the DM pinctrl driver made its probe function enable all clocks enumerated in the DT. This includes the "CLK_BUS_PIO" (and variations) gate clock. Also CLK_PLL_PERIPH0 is used by the R_CCU device. So far we didn't describe those clocks in our clock driver. As we enable them already in the SPL, the devices happen to work, but the clock driver still complains about not finding those clocks: ========= sunxi_set_gate: (CLK#58) unhandled ========= Add the one-liners that are needed to announce the gate bit for those clocks, to silence that message on the console. Signed-off-by: NAndre Przywara <andre.przywara@arm.com> Reviewed-by: NSamuel Holland <samuel@sholland.org>
-
由 Samuel Holland 提交于
H6 is from the sun50i family, not sun6i. Signed-off-by: NSamuel Holland <samuel@sholland.org> Reviewed-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by: NAndre Przywara <andre.przywara@arm.com>
-
由 Samuel Holland 提交于
Now that the pinmux conflict is handled in the board code (by skipping setup for the one conflicting MMC controller), the driver does not need to be entirely disabled based on the UART pinmux. Signed-off-by: NSamuel Holland <samuel@sholland.org> Reviewed-by: NPeng Fan <peng.fan@nxp.com> Signed-off-by: NAndre Przywara <andre.przywara@arm.com>
-
由 Samuel Holland 提交于
Currently, selecting UART0_PORT_F entirely disables MMC support on sunxi platforms. But this is a bigger hammer then needed. Muxing UART0 to the pins on port F only causes a conflict with MMC0, so minimize the impact by specifically skipping MMC0 init. We can continue to use MMC1/2 if those are enabled. Let's also remove the preprocessor check while refacting this function. Signed-off-by: NSamuel Holland <samuel@sholland.org> Reviewed-by: NAndre Przywara <andre.przywara@arm.com> Signed-off-by: NAndre Przywara <andre.przywara@arm.com>
-
由 Tom Rini 提交于
Signed-off-by: NTom Rini <trini@konsulko.com>
-
由 Humberto Naves 提交于
Use the de10-nano files as templates for the de10-standard board. The files in qts directory are generated by quartus from the GHRD design. Signed-off-by: NHumberto Naves <hsnaves@gmail.com> Reviewed-by: NMarek Vasut <marex@denx.de>
-
由 Tom Rini 提交于
Rsync all defconfig files using moveconfig.py Signed-off-by: NTom Rini <trini@konsulko.com>
-
由 Tom Rini 提交于
- Fix PowerPC NOR booting, important SPI uclass fixes/updates, gic_v2 fix when CPU is not in EL3, fsl_esdhc_spl fix, and squashfs fix for linking on some architectures, and fix phy_string_for_interface
-
由 Tim Harvey 提交于
commit ffb0f6f4 ("treewide: Rename PHY_INTERFACE_MODE_NONE to PHY_INTERFACE_MODE_NA") broke the phy_string_for_interface function. Fix it. Fixes ffb0f6f4 ("treewide: Rename PHY_INTERFACE_MODE_NONE to PHY_INTERFACE_MODE_NA") Signed-off-by: NTim Harvey <tharvey@gateworks.com> Cc: Marek Behún <marek.behun@nic.cz> Cc: Stefan Roese <sr@denx.de> Cc: Ramon Fried <rfried.dev@gmail.com> Cc: Vladimir Oltean <vladimir.oltean@nxp.com> Reviewed-by: NStefan Roese <sr@denx.de> Reviewed-by: NMarek Behún <marek.behun@nic.cz> Reviewed-by: NRamon Fried <rfried.dev@gmail.com>
-
- 23 5月, 2022 3 次提交
-
-
由 Eddie James 提交于
Add the tpm2_tis_i2c driver that should support any TPMv2 compliant I2C chips, such as the NPCT75X chip. [Ilias rename priv_auto_alloc_size to priv_auto] Signed-off-by: NEddie James <eajames@linux.ibm.com> Reviewed-by: NJoel Stanley <joel@jms.id.au> Reviewed-by: NIlias Apalodimas <ilias.apalodimas@linaro.org> Signed-off-by: NIlias Apalodimas <ilias.apalodimas@linaro.org>
-
由 Pali Rohár 提交于
Commit 0980cbba ("mmc: fsl_esdhc_spl: pre-PBL: implement redundancy support") changed number of sectors which are read but did not adjusted error check. Fix it and check for if correct number of sectors were read. Fixes: 0980cbba ("mmc: fsl_esdhc_spl: pre-PBL: implement redundancy support") Signed-off-by: NPali Rohár <pali@kernel.org> Reviewed-by: NJaehoon Chung <jh80.chung@samsung.com>
-
由 Sai Pavan Boddu 提交于
This would prevent configuring non-secure regs in case gic security extensions are not emulated in Qemu. Signed-off-by: NSai Pavan Boddu <sai.pavan.boddu@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@amd.com>
-